Electronic Components Datasheet Search
  English  ▼

X  

X76F100PI Datasheet(PDF) 7 Page - Xicor Inc.

Part # X76F100PI
Description  1K 128 x 8 Bit
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  XICOR [Xicor Inc.]
Direct Link  http://www.xicor.com
Logo XICOR - Xicor Inc.

X76F100PI Datasheet(HTML) 7 Page - Xicor Inc.

Back Button X76F100PI Datasheet HTML 3Page - Xicor Inc. X76F100PI Datasheet HTML 4Page - Xicor Inc. X76F100PI Datasheet HTML 5Page - Xicor Inc. X76F100PI Datasheet HTML 6Page - Xicor Inc. X76F100PI Datasheet HTML 7Page - Xicor Inc. X76F100PI Datasheet HTML 8Page - Xicor Inc. X76F100PI Datasheet HTML 9Page - Xicor Inc. X76F100PI Datasheet HTML 10Page - Xicor Inc. X76F100PI Datasheet HTML 11Page - Xicor Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 16 page
background image
X76F100
Characteristics subject to change without notice.
7 of 16
REV 1.0 6/22/00
www.xicor.com
PASSWORDS
Passwords are changed by sending the “change read
password” or “change write password” commands in a
normal sector write operation. A full eight bytes con-
taining the new password must be sent, following suc-
cessful transmission of the current write password and
a valid password ACK response. The user can use a
repeated ACK Polling command to check that a new
password has been written correctly. An ACK indicates
that the new password is valid.
There is no way to read any of the passwords.
Response to Reset (Default = 19 00 AA 55)
The ISO Response to reset is controlled by the RST,
CS and CLK pins. When RST is pulsed high, while CS
is low, the device will output 32-bits of data, one bit per
clock. This conforms to the ISO standard for “synchro-
nous response to reset”. CS must remain LOW and the
part must not be in a write cycle for the response to
reset to occur.
After initiating a nonvolatile write cycle the RST pin
must not be pulsed until the nonvolatile write cycle is
complete. If not, the ISO response will not be acti-
vated. Also, any attempt to pulse the RST pin in the
middle of an ISO transaction will stop the transaction
with the SDA pin in high impedance. The user will have
to issue a stop condition and start the transaction
again. If at any time during the Response to Reset CS
goes HIGH, the response to reset will be aborted and
the part will return to the standby state. A Response to
Reset is not available during a nonvolatile write cycle.
Continued clocks after the 32-bits, will output the 32-bit
sequence again, starting at byte 0.
Figure 7. Response to RESET(RST)
CS
SCK
SO
RST
Byte
0
MSB
LSB
LSB
MSB
1
LSB
MSB LSB
MSB
2
3
1 0 0
0 0
1 1
1
0
0
0
0 0 0 0 0
0
0
0
0
1
1 0
1
1
1
0
0
0
1
1 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com