| Electronic Components Datasheet Search |
|
BQ2019 Datasheet(PDF) 13 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
BQ2019 Datasheet(HTML) 13 Page - Texas Instruments |
|
13 / 24 page ![]() bq2019 ADVANCED BATTERY MONITOR IC SLUS465E – DECEMBER 1999 – REVISED FEBRUARY 2003 13 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 APPLICATION INFORMATION communicating with the bq2019 The bq2019 includes a single-wire HDQ serial data interface. Host processors, configured for either polled or interrupt processing, use the interface to access various bq2019 registers. The HDQ pin requires an external pullup or pulldown resistor. The interface uses a command-based protocol, where the host processor sends a command byte to the bq2019. The command directs the bq2019 either to store the next eight bits of data received to a register specified by the command byte or to output the eight bits of data from a register specified by the command byte. The communication protocol asynchronous return-to-one is referenced to VSS. Command and data bytes consist of a stream of eight bits with a maximum transmission rate of 5 Kbits/s. The least-significant bit of a command or data byte is transmitted first. Data input from the bq2019 may be sampled using the pulse-width capture timers available on some microcontrollers. A UART can also communicate with the bq2019. If a communication time-out occurs (for example, if the host waits longer than tCYCB for the bq2019 to respond or if this is the first access command), then a BREAK should be sent by the host. The host may then resend the command. The bq2019 detects a BREAK when the HDQ pin is driven to a logic-low state for a time tB or greater. The HDQ pin then returns to its normal ready-high logic state for a time tBR The bq2019 is then ready for a command from the host processor. The return-to-one data-bit frame consists of three distinct sections. The first section starts the transmission by either the host or the bq2019 taking the HDQ pin to a logic-low state for a period tSTRH,B.. The next section is the actual data transmission, where the data should be valid by a period tDSU,B, after the negative edge that starts communication. The data should be held for a period t∆V /t∆H to allow the host or bq2019 to sample the data bit. The final section stops the transmission by returning the HDQ pin to a logic-high state by at least a period tSSU,B after the negative edge used to start communication. The final logic-high state should be held until a period, tCYCH,B, to allow time to ensure that the bit transmission ceased properly. The serial communication timing specification and illustration sections give the timings for data and break communication. Communication with the bq2019 always occurs with the least-significant bit being transmitted first. Figure 3 shows an example of a communication sequence to read the bq2019 OFR register. 11 0 0 11 1 0 1 0 1 0 0 1 1 0 LSB 0 1 2 34 56 MSB 7 CMDR = 73h Data (OFR) = 65h LSB 0 1 2 3456 MSB 7 Break 73h = 0 1 1 1 0 0 1 1 LSB MSB 65h = 0 1 1 0 0 1 0 1 LSB MSB Written By Host to bq2019 Received By Host From bq2019 t(RSPS) Figure 3. Communication Sequence |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |