Electronic Components Datasheet Search
  English  ▼

X  

TMP303ADRLR Datasheet(PDF) 16 Page - Texas Instruments

Click here to check the latest version.
Part # TMP303ADRLR
Description  Easy-To-Use, Low-Power, Low-Supply Temperature Range Monitor In Micropackage
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMP303ADRLR Datasheet(HTML) 16 Page - Texas Instruments

Back Button TMP303ADRLR Datasheet HTML 12Page - Texas Instruments TMP303ADRLR Datasheet HTML 13Page - Texas Instruments TMP303ADRLR Datasheet HTML 14Page - Texas Instruments TMP303ADRLR Datasheet HTML 15Page - Texas Instruments TMP303ADRLR Datasheet HTML 16Page - Texas Instruments TMP303ADRLR Datasheet HTML 17Page - Texas Instruments TMP303ADRLR Datasheet HTML 18Page - Texas Instruments TMP303ADRLR Datasheet HTML 19Page - Texas Instruments TMP303ADRLR Datasheet HTML 20Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 22 page
background image
HYSTSET0
HYSTSET1
GND
OUT
VS
SOH
Heat Source
0.1 µF
VIA to Power Ground Plane
Ground Plane for
Thermal
Coupling to Heat
Source
Supply Voltage
Output
TMP303
16
TMP303
SBOS486G – JULY 2009 – REVISED JULY 2017
www.ti.com
Product Folder Links: TMP303
Submit Documentation Feedback
Copyright © 2009–2017, Texas Instruments Incorporated
10 Power Supply Recommendations
The TMP303 family of devices is designed to operate from a single power supply within the range of 1.4 V to
3.6 V. No specific power supply sequencing with respect to any of the input or output pins is required.
11 Layout
11.1 Layout Guidelines
Mount the TMP303 to a PCB as shown in Figure 19. For this example the HYSTSET0 and HYSTSET1 pins are
connected directly to ground. Connecting these pins to ground configures the device for 1°C hysteresis. The
SOH pin is grounded in this layout. Leaving this pin floating has no effect on the behavior of the TMP303.
•
Bypass the VS pin to ground with a low-ESR ceramic bypass capacitor. The typical recommended bypass
capacitance is a 0.1-μF ceramic capacitor with a X5R or X7R dielectric. The optimum placement is closest to
the VS and GND pins of the device. Take care in minimizing the loop area formed by the bypass-capacitor
connection, the VS pin, and the GND pin of the IC. Additional bypass capacitance can be added to
compensate for noisy or high-impedance power supplies.
•
The OUT pin is a push-pull, active-high output and does not require a pullup resistor to VS.
11.2 Layout Example
Figure 19. PCB Layout Example



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com