Electronic Components Datasheet Search
  English  ▼

X  

AD5241 Datasheet(PDF) 3 Page - Analog Devices

Part # AD5241
Description  I2C Compatible 256-Position Digital Potentiometers
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5241 Datasheet(HTML) 3 Page - Analog Devices

  AD5241 Datasheet HTML 1Page - Analog Devices AD5241 Datasheet HTML 2Page - Analog Devices AD5241 Datasheet HTML 3Page - Analog Devices AD5241 Datasheet HTML 4Page - Analog Devices AD5241 Datasheet HTML 5Page - Analog Devices AD5241 Datasheet HTML 6Page - Analog Devices AD5241 Datasheet HTML 7Page - Analog Devices AD5241 Datasheet HTML 8Page - Analog Devices AD5241 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 16 page
background image
REV. B
–3–
AD5241/AD5242
Parameter
Symbol
Conditions
Min
Typ
1
Max
Unit
INTERFACE TIMING CHARACTERISTICS (Applies to all parts.
5, 9)
SCL Clock Frequency
fSCL
0
400
kHz
tBUF Bus Free Time between
t1
1.3
µs
STOP and START
tHD; STA Hold Time (Repeated START)
t2
After this period, the first clock
600
ns
pulse is generated.
tLOW Low Period of SCL Clock
t3
1.3
µs
tHIGH High Period of SCL Clock
t4
0.6
50
µs
tSU; STA Setup Time for Repeated
START Condition
t5
600
ns
tHD; DAT Data Hold Time
t6
900
ns
tSU; DAT Data Setup Time
t7
100
ns
tR Rise Time of Both
t8
300
ns
SDA and SCL Signals
tF Fall Time of Both SDA and SCL Signals
t9
300
ns
tSU; STO Setup Time for STOP Condition
t10
NOTES
1Typicals represent average readings at 25
°C, V
DD = 5 V.
2Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper posi-
tions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. See Test Circuits.
3INL and DNL are measured at V
W with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. V A = VDD and VB = 0 V.
DNL specification limits of
±1 LSB maximum are guaranteed monotonic operating conditions. See Figure 10.
4Resistor terminals A, B, W have no limitations on polarity with respect to each other.
5Guaranteed by design and not subject to production test.
6P
DISS is calculated from (IDD
× V
DD). CMOS logic level inputs result in minimum power dissipation.
7Bandwidth, noise, and settling time are dependent on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest band-
width. The highest R value results in the minimum overall power consumption.
8All dynamic characteristics use V
DD = 5 V.
9See timing diagram for location of measured values.
Specifications subject to change without notice.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com