Electronic Components Datasheet Search
  English  ▼

X  

MEGA128CAN Datasheet(PDF) 27 Page - ATMEL Corporation

Part # MEGA128CAN
Description  Microcontroller WITH 128K BYTES OF ISP FLASH AND CAN CONTROLLER
PDF  413 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

MEGA128CAN Datasheet(HTML) 27 Page - ATMEL Corporation

Back Button MEGA128CAN Datasheet HTML 23Page - ATMEL Corporation MEGA128CAN Datasheet HTML 24Page - ATMEL Corporation MEGA128CAN Datasheet HTML 25Page - ATMEL Corporation MEGA128CAN Datasheet HTML 26Page - ATMEL Corporation MEGA128CAN Datasheet HTML 27Page - ATMEL Corporation MEGA128CAN Datasheet HTML 28Page - ATMEL Corporation MEGA128CAN Datasheet HTML 29Page - ATMEL Corporation MEGA128CAN Datasheet HTML 30Page - ATMEL Corporation MEGA128CAN Datasheet HTML 31Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 413 page
background image
27
AT90CAN128
4250E–CAN–12/04
settings. This makes it possible to connect two different memory devices with different
timing requirements to the same XMEM interface. For XMEM interface timing details,
please refer to Tables 142 through Tables 149 and Figure 173 to Figure 176 in the
“External Data Memory Characteristics” on page 365.
Note that the XMEM interface is asynchronous and that the waveforms in the following
figures are related to the internal system clock. The skew between the internal and
external clock (XTAL1) is not guarantied (varies between devices temperature, and sup-
ply voltage). Consequently, the XMEM interface is not suited for synchronous operation.
Figure 14. External Data Memory Cycles no Wait-state (SRWn1=0 and SRWn0=0)(1)
Note:
1. SRWn1 = SRW11 (upper sector) or SRW01 (lower sector), SRWn0 = SRW10 (upper
sector) or SRW00 (lower sector). The ALE pulse in period T4 is only present if the
next instruction accesses the RAM (internal or external).
Figure 15. External Data Memory Cycles with SRWn1 = 0 and SRWn0 = 1
(1)
Note:
1. SRWn1 = SRW11 (upper sector) or SRW01 (lower sector), SRWn0 = SRW10 (upper
sector) or SRW00 (lower sector).
The ALE pulse in period T5 is only present if the next instruction accesses the RAM
(internal or external).
ALE
T1
T2
T3
WR
T4
A15:8
Address
Prev. addr.
DA7:0
Address
Data
Prev. data
XX
RD
DA7:0 (XMBK = 0)
Data
Prev. data
Address
Data
Prev. data
Address
DA7:0 (XMBK = 1)
System Clock (CLKCPU)
XXXXX
XXXXXXXX
ALE
T1
T2
T3
WR
T5
A15:8
Address
Prev. addr.
DA7:0
Address
Data
Prev. data
XX
RD
DA7:0 (XMBK = 0)
Data
Prev. data
Address
Data
Prev. data
Address
DA7:0 (XMBK = 1)
System Clock (CLKCPU)
T4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com