Electronic Components Datasheet Search
  English  ▼

X  

VSP5000 Datasheet(PDF) 3 Page - Burr-Brown (TI)

[Old version datasheet] Texas Instruments acquired Burr-Brown Corporation. Click here to check the latest version.
Part # VSP5000
Description  12-BIT 30 MSPS DUAL CHANNEL CCD SIGNAL FRONT END FOR DIGITAL COPIER
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  BURR-BROWN [Burr-Brown (TI)]
Direct Link  http://www.burr-brown.com
Logo BURR-BROWN - Burr-Brown (TI)

VSP5000 Datasheet(HTML) 3 Page - Burr-Brown (TI)

  VSP5000 Datasheet HTML 1Page - Burr-Brown (TI) VSP5000 Datasheet HTML 2Page - Burr-Brown (TI) VSP5000 Datasheet HTML 3Page - Burr-Brown (TI) VSP5000 Datasheet HTML 4Page - Burr-Brown (TI) VSP5000 Datasheet HTML 5Page - Burr-Brown (TI) VSP5000 Datasheet HTML 6Page - Burr-Brown (TI) VSP5000 Datasheet HTML 7Page - Burr-Brown (TI) VSP5000 Datasheet HTML 8Page - Burr-Brown (TI) VSP5000 Datasheet HTML 9Page - Burr-Brown (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 19 page
background image
VSP5000
SLES057 – DECEMBER 2002
www.ti.com
3
ELECTRICAL CHARACTERISTICS (CONTINUED)
all specifications at TA = 25°C, all power supply voltages = 3.3 V, and conversion rate (fADCCK) = 30 MHz (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VSP5000
UNIT
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ANALOG INPUT (CCDIN)
Input signal level for full-scale output
DPGA gain = 0 dB
1400
mV
Allowable feed-through level
1
V
Input capacitance
15
pF
Input limit
–0.3
3.3
V
TRANSFER CHARACTERISTICS
DNL
Differential nonlinearity
CDS mode, DPGA gain = 0 dB
±0.5
±1
LSB
DNL
Differential nonlinearity
SH mode, DPGA gain = 0 dB
±0.5
±1
LSB
INL
Integral nonlinearity
CDS mode, DPGA gain = 0 dB
±2
±4
LSB
INL
Integral nonlinearity
SH mode, DPGA gain = 0 dB
±4
LSB
No missing codes
DPGA gain = 0 dB
Assured
Step input settling time
Full-scale step input
1
pixel
Overload recovery time
Step input from 2 V to 0 V
2
pixels
Data latency
9 (fixed)
Clock
Cycles
Signal to noise ratio(1)
DPGA gain = 0 dB
78
dB
Signal-to-noise ratio(1)
DPGA gain = 24 dB
54
dB
Channel mismatch
±3%
CORRELATED DOUBLE SAMPLER (CDS)
Reference level sample settling time
Within 1 LSB, driver impedance = 50
Ω
8.3
ns
Data level sample settling time
Within 1 LSB, driver impedance = 50
Ω
8.3
ns
INPUT CLAMP
Clamp-on resistance
400
Ω
Clamp level
1.5
V
OPTICAL BLACK CLAMP LOOP
CCD offset correction range
–300
300
mV
DAC resolution
10
Bits
Minimum DAC output current
COB pin
±0.15
µA
Maximum DAC output current
COB pin
±153
µA
Loop time constant
CCOB = 0.1 µF
40.7
µs
Slew rate
CCOB = 0.1 µF, at current DAC full scale
output
1530
V/s
Oti
l bl
k l
l
l
Program range
0
510
LSB
Optical black clamp level
OB clamp code = 0101 0000
160
LSB
REFERENCE
Positive reference voltage
1.85
V
Negative reference voltage
1.1
V
DIGITAL PROGRAMMABLE GAIN AMPLIFIER (DPGA)
Gain program resolution
10
Bits
Gain code = 11 1111 1111
24 dB
16
Gain
Gain code = 10 0000 0000
18 dB
8
V/V
Gain
Gain code = 00 0100 0000
0 dB
1
V/V
Gain code = 00 0000 0000
–
0
Gain error
±0.5
dB
(1) SNR = 20 log (16384 / output rms noise in LSB), input connected to ground through a capacitor.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com