Electronic Components Datasheet Search
  English  ▼

X  

AD5251 Datasheet(PDF) 7 Page - Analog Devices

Part # AD5251
Description  Dual 64-and 256-Position I2C Nonvolatile Memory Digital Potentiometers
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5251 Datasheet(HTML) 7 Page - Analog Devices

Back Button AD5251 Datasheet HTML 3Page - Analog Devices AD5251 Datasheet HTML 4Page - Analog Devices AD5251 Datasheet HTML 5Page - Analog Devices AD5251 Datasheet HTML 6Page - Analog Devices AD5251 Datasheet HTML 7Page - Analog Devices AD5251 Datasheet HTML 8Page - Analog Devices AD5251 Datasheet HTML 9Page - Analog Devices AD5251 Datasheet HTML 10Page - Analog Devices AD5251 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 28 page
background image
AD5251/AD5252
Rev. 0 | Page 7 of 28
INTERFACE TIMING CHARACTERISTICS
Guaranteed by design, not subject to production test. See Figure 3 for location of measured values. All input control voltages are
specified with tR = tF = 2.5 ns (10% to 90% of 3 V), and timed from a voltage level of 1.5 V. Switching characteristics are measured
using both VDD = 3 V and 5 V.
Table 3. Interface Timing and EEMEM Reliability Characteristics (All Parts).
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
INTERFACE TIMING
SCL Clock Frequency
fSCL
400
kHz
tBUF Bus Free Time between STOP and
START
t1
1.3
µs
tHD;STA Hold Time (Repeated START)
t2
After this period, the first clock pulse
is generated
0.6
µs
tLOW Low Period of SCL Clock
t3
1.3
µs
tHIGH High Period of SCL Clock
t4
0.6
µs
tSU;STA Setup Time For START Condition
t5
0.6
µs
tHD;DAT Data Hold Time
t6
0
0.9
µs
tSU;DAT Data Setup Time
t7
100
ns
tF Fall Time of Both SDA and SCL Signals
t8
300
ns
tR Rise Time of Both SDA and SCL Signals
t9
300
ns
tSU;STO Setup Time for STOP Condition
t10
0.6
µs
EEMEM Data Storing Time
tEEMEM_STORE
26
ms
EEMEM Data Restoring Time at
Power-On1
tEEMEM_RESTORE1
VDD rise time dependent. Measure
without decoupling capacitors at VDD
and VSS.
300
µs
EEMEM Data Restoring Time Upon
Restore Command or RESET Operation1
tEEMEM_RESTORE2
VDD = 5 V
300
µs
EEMEM Rewritable Time (delay time after
Power On or RESET before EEMEM can
be written)
tEEMEM_REWRITE
540
µs
FLASH/EE MEMORY RELIABILITY
Endurance2
100
kCycles
Data Retention3
100
Years
1 During power-up, all outputs preset to midscale before restoring to the final EEMEM contents. RDAC0 has the shortest, whereas RDAC3 has the longest EEMEM data
restoring time.
2 Retention lifetime equivalent at junction temperature TJ = 55°C per JEDEC Std. 22, Method A117. Retention lifetime based on an activation energy of 0.6 eV derates
with junction temperature.
3 When the part is not in operation, the SDA and SCL pins should be pulled to high. When these pins are pulled to low, the I2C interface at these pins conducts current of
about 0.8 mA at VDD = 5.5 V and 0.2 mA at VDD = 2.7 V.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com