Electronic Components Datasheet Search
  English  ▼

X  

LC823450 Datasheet(PDF) 61 Page - ON Semiconductor

Part # LC823450
Description  Low Power & High-Resolution Audio Processing System LSI
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

LC823450 Datasheet(HTML) 61 Page - ON Semiconductor

Back Button LC823450 Datasheet HTML 57Page - ON Semiconductor LC823450 Datasheet HTML 58Page - ON Semiconductor LC823450 Datasheet HTML 59Page - ON Semiconductor LC823450 Datasheet HTML 60Page - ON Semiconductor LC823450 Datasheet HTML 61Page - ON Semiconductor LC823450 Datasheet HTML 62Page - ON Semiconductor LC823450 Datasheet HTML 63Page - ON Semiconductor LC823450 Datasheet HTML 64Page - ON Semiconductor LC823450 Datasheet HTML 65Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 112 page
background image
LC823450
www.onsemi.com
61
PLL Characteristics
PLL1 (System)
Table 21. PLL1 (SYSTEM) (VDD1 (Note 31) = 0.93 to 1.27 V, TA = −20°C to +65°C)
Item
Symbol
condition
AVDDPLL1 = 0.93 to 1.1 V
AVDDPLL1 = 1.1 to 1.3 V
Unit
Min
Typ
Max
Min
Typ
Max
VCO Voltage
VCNT1
0
AVDD
PLL1
same as left
V
The VCO
Highest Oscillation
Frequency
Fmax
200
360
MHz
The VCO
Lowest Oscillation
Frequency
Fmin
90
180
MHz
Phase Comparison
Frequency
Fref
48
same as left
MHz
PLL Lock Time
Tlock1
(Note 33)
Fref >=
32.768
KHz
38
52
same as left
ms
Tlock2
(Note 33)
Fref >= 1
MHz
3.5
5
same as left
ms
Jitter (Note 32)
Jitter
±3.19
±5.42
±4.28
±7.28
%
31. Power up and power down timing of AVDDPLL1 and Vdd1 should be as close as possible.
32. Result of simulation
33. PLL lock time and appropriate LPF circuit depend on Phase comparison frequency (Fref).
Refer to 5−2 PLL1(System) for appropriate LPF circuit
PLL2 (Audio)
Table 22. PLL2 (AUDIO) (VDD1 (Note 34) = 0.93 to 1.27 V, TA = −20°C to +65°C)
Item
Symbol
Condition
AVDDPLL1 = 0.93 to 1.1 V
Unit
Min
Typ
Max
VCO voltage
VCNT2
0
AVDDPLL2
V
The VCO
Highest Oscillation Frequency
Fmax
150
MHz
The VCO
Lowest Oscillation Frequency
Fmin
95
MHz
Phase Comparison
Frequency
Fref
1
MHz
PLL Lock Time
Tlock1 (Note
36)
Fref >=
6.4 KHz
37
50
ms
Tlock2 (Note
36)
Fref >=
38.4 KHz
14
20
ms
Jitter (Note 35)
Jitter
±3.28
±5.58
%
34. Power up and power down timing of AVDDPLL2 and Vdd1 should be as close as possible
35. Result of simulation
36. Phase comparison frequency(Fref) depends on frequency of xtal oscillation as described in the table below.
PLL lock time and appropriate LPF circuit depend on Fref.
− Tlock1 is derived from the case when XT1 is one of 12, 20, 24, 48 MHz.
− Tlock2 is derived from the case when XT1 is 24 MHz.
Refer to 5 − 3 PLL2(Audio) for appropriate LPF circuit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com