Electronic Components Datasheet Search
  English  ▼

X  

SSD1801Z Datasheet(PDF) 41 Page - List of Unclassifed Manufacturers

Part # SSD1801Z
Description  LCD Segment / Common Driver with Controller for Character Display System
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

SSD1801Z Datasheet(HTML) 41 Page - List of Unclassifed Manufacturers

Back Button SSD1801Z Datasheet HTML 34Page - List of Unclassifed Manufacturers SSD1801Z Datasheet HTML 35Page - List of Unclassifed Manufacturers SSD1801Z Datasheet HTML 36Page - List of Unclassifed Manufacturers SSD1801Z Datasheet HTML 37Page - List of Unclassifed Manufacturers SSD1801Z Datasheet HTML 38Page - List of Unclassifed Manufacturers SSD1801Z Datasheet HTML 39Page - List of Unclassifed Manufacturers SSD1801Z Datasheet HTML 40Page - List of Unclassifed Manufacturers SSD1801Z Datasheet HTML 41Page - List of Unclassifed Manufacturers SSD1801Z Datasheet HTML 42Page - List of Unclassifed Manufacturers  
Zoom Inzoom in Zoom Outzoom out
 41 / 42 page
background image
SOLOMON
Rev 1
.1
01/2003
SSD1801 Series
40
Recommended INITIALIZING of SSD1801
Figure 26 - Recommended INITIALIZING of SSD1801
DVDD/AVCC-DVSS/AVSS Power On
End of initialization
Send reset pulse to the RES pin.
(Recommended minimum reset pulse width is 10ms)
Waiting for 10usec
Command Input
1. Function set (00010X2X1X0)
2. Contrast control register setup
3. Power save (power save off; OSC on)
4. Power control (turns on the internal regulator and turns on the
internal divider)
Command Input
5. RAM address set
Data Input
6. Data writing (RAM clear)
(DDRAM=20h, CG/ICONRAM=00h)
Command Input
7. Display control (turns on the display) (There is an auto mask
off period ~ 260ms)
NOTE:
At instructions 1-6, the minimum clock cycle
time is 650ns for PPI. For details, pls refer
to the SSD1801 datasheet “AC
Characteristics”.
At 5 and 6, the internal RAM should be
cleared.
To clear DDRAM, set address at 00h (first
DDRAM) and then write 20h (space
character code) 64times.
To clear CGRAM, set address at 40h (first
CGRAM) and then write 00h (null data) 64
times
To clear ICONRAM, set CONRAM address
at 00h (first ICONRAM) and then write 00h
(null data) 16 times
No delay between each Command/Data
input under ideal timing situation (No time
shift in any signals, refer to page 32 for
details )



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com