Electronic Components Datasheet Search
  English  ▼

X  

AD9925BBCZRL Datasheet(PDF) 22 Page - Analog Devices

Part # AD9925BBCZRL
Description  CCD Signal Processor with Vertical Driver and Precision Timing Generator
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9925BBCZRL Datasheet(HTML) 22 Page - Analog Devices

Back Button AD9925BBCZRL Datasheet HTML 18Page - Analog Devices AD9925BBCZRL Datasheet HTML 19Page - Analog Devices AD9925BBCZRL Datasheet HTML 20Page - Analog Devices AD9925BBCZRL Datasheet HTML 21Page - Analog Devices AD9925BBCZRL Datasheet HTML 22Page - Analog Devices AD9925BBCZRL Datasheet HTML 23Page - Analog Devices AD9925BBCZRL Datasheet HTML 24Page - Analog Devices AD9925BBCZRL Datasheet HTML 25Page - Analog Devices AD9925BBCZRL Datasheet HTML 26Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 96 page
background image
AD9925
Rev. A | Page 22 of 96
HORIZONTAL CCD REGISTER
EFFECTIVE IMAGE AREA
28 DUMMY PIXELS
48 OB PIXELS
4 OB PIXELS
10 VERTICAL
OB LINES
2 VERTICAL
OB LINES
V
H
Figure 28. Example CCD Configuration
VERTICAL SHIFT
VERT SHIFT
CCDIN
SHP
SHD
H1/H3
H2/H4
HBLK
PBLK
CLPOB
OPTICAL BLACK
DUMMY
EFFECTIVE PIXELS
OB
OPTICAL BLACK
HD
Figure 29. Horizontal Sequence Example
VERTICAL TIMING GENERATION
The AD9925 provides a very flexible solution for generating
vertical CCD timing and can support multiple CCDs and dif-
ferent system architectures. The vertical transfer clocks XV1 to
XV8 are used to shift each line of pixels into the
ut register of the CCD. The AD9925 allows these outputs to be
individually programmed into various readout configurations,
sing a 4-step process.
Figure 30 shows an overview of how the vertical timing is gen-
erated in four steps. First, the individual pulse patterns for XV1
to XV8 are created by using the vertical pattern group registers.
Second, the vertical pattern groups are used to build the
sequences, where additional information is added. Third, the
readout for an entire field is constructed by dividing the field
into different regions and then assigning a sequence to ea
can contain up to seven different regions to
accommodate the different steps of the readout, such as high
speed line shifts and unique vertical line transfers. Up to six
different fields may be created. Finally, the MODE register al-
lows the different fields to be combined into any order for vari-
ous readout configurations.
horizontal out-
region. Each field
p
u
ch



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com