Electronic Components Datasheet Search
  English  ▼

X  

ATF1504ASV Datasheet(PDF) 13 Page - ATMEL Corporation

Part # ATF1504ASV
Description  Low-voltage, Complex Programmable Logic Device
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATF1504ASV Datasheet(HTML) 13 Page - ATMEL Corporation

Back Button ATF1504ASV Datasheet HTML 9Page - ATMEL Corporation ATF1504ASV Datasheet HTML 10Page - ATMEL Corporation ATF1504ASV Datasheet HTML 11Page - ATMEL Corporation ATF1504ASV Datasheet HTML 12Page - ATMEL Corporation ATF1504ASV Datasheet HTML 13Page - ATMEL Corporation ATF1504ASV Datasheet HTML 14Page - ATMEL Corporation ATF1504ASV Datasheet HTML 15Page - ATMEL Corporation ATF1504ASV Datasheet HTML 16Page - ATMEL Corporation ATF1504ASV Datasheet HTML 17Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 29 page
background image
13
ATF1504ASV(L)
1409I–PLD–2/03
AC Characteristics
Symbol
Parameter
-15
-20
Units
Min
Max
Min
Max
t
PD1
Input or Feedback to Non-Registered Output
3
15
20
ns
tPD2
I/O Input or Feedback to Non-Registered Feedback
3
12
16
ns
t
SU
Global Clock Setup Time
11
13.5
ns
t
H
Global Clock Hold Time
0
0
ns
tFSU
Global Clock Setup Time of Fast Input
3
3
ns
t
FH
Global Clock Hold Time of Fast Input
1.0
2
MHz
t
COP
Global Clock to Output Delay
9
12
ns
tCH
Global Clock High Time
5
6
ns
t
CL
Global Clock Low Time
5
6
ns
t
ASU
Array Clock Setup Time
5
7
ns
tAH
Array Clock Hold Time
4
4
ns
t
ACOP
Array Clock Output Delay
15
18.5
ns
t
ACH
Array Clock High Time
6
8
ns
tACL
Array Clock Low Time
6
8
ns
t
CNT
Minimum Clock Global Period
13
17
ns
f
CNT
Maximum Internal Global Clock Frequency
76.9
66
MHz
tACNT
Minimum Array Clock Period
13
17
ns
f
ACNT
Maximum Internal Array Clock Frequency
76.9
58.8
MHz
f
MAX
Maximum Clock Frequency
100
83.3
MHz
tIN
Input Pad and Buffer Delay
2
2.5
ns
t
IO
I/O Input Pad and Buffer Delay
2
2.5
ns
t
FIN
Fast Input Delay
2
2
ns
tSEXP
Foldback Term Delay
8
10
ns
t
PEXP
Cascade Logic Delay
1
1
ns
t
LAD
Logic Array Delay
6
8
ns
tLAC
Logic Control Delay
3.5
4.5
ns
t
IOE
Internal Output Enable Delay
3
3
ns
t
OD1
Output Buffer and Pad Delay
(Slow slew rate = OFF; VCCIO = 5V; CL = 35 pF)
34
ns
t
OD2
Output Buffer and Pad Delay
(Slow slew rate = OFF; V
CCIO = 3.3V; CL = 35 pF)
34
ns
tOD3
Output Buffer and Pad Delay
(Slow slew rate = ON; V
CCIO = 5V or 3.3V; CL = 35 pF)
56
ns
t
ZX1
Output Buffer Enable Delay
(Slow slew rate = OFF; V
CCIO = 5.0V; CL = 35 pF)
79
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com