Electronic Components Datasheet Search
  English  ▼

X  

AD7992 Datasheet(PDF) 28 Page - Analog Devices

Part # AD7992
Description  2-Channel, 12-Bit ADC with I2C-Compatible Interface in 10-Lead MSOP
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7992 Datasheet(HTML) 28 Page - Analog Devices

Back Button AD7992 Datasheet HTML 21Page - Analog Devices AD7992 Datasheet HTML 22Page - Analog Devices AD7992 Datasheet HTML 23Page - Analog Devices AD7992 Datasheet HTML 24Page - Analog Devices AD7992 Datasheet HTML 25Page - Analog Devices AD7992 Datasheet HTML 26Page - Analog Devices AD7992 Datasheet HTML 27Page - Analog Devices AD7992 Datasheet HTML 28Page - Analog Devices AD7992 Datasheet HTML 29Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 28 / 29 page
background image
AD7992
Rev. 0 | Page 27 of 28
9
11
SCL
9
S
7-BIT ADDRESS
WA
COMMAND/ADDRESS
POINT BYTE
A
SDA
FIRST DATA BYTE
(MSBs)
A
SECOND DATA BYTE
(LSBs)
FIRST DATA BYTE
(MSBs)
SECOND DATA BYTE
(LSBs)
A
Sr
7-BIT ADDRESS
RA
SDA
9
9
1
1
SCL
9
8
ACK BY
AD7992
ACK BY
AD7992
ACK BY
MASTER
ACK BY
MASTER
ACK BY
MASTER
ACK BY
AD7992
A
9
9
RESULT FROM CH1
RESULT FROM CH2
A/A
Figure 33. Mode 2 Sequence Operation
MODE 3—AUTOMATIC CYCLE MODE
An automatic conversion cycle can be selected and enabled by
writing a value to the cycle timer register. A conversion cycle
interval can be set up on the AD7992 by programming the
relevant bits in the 8-bit cycle timer register, as decoded in
Table 23. Only the 3 LSBs are used; the 5 MSBs should contain
0s (see the Sample Delay and Bit Trial Delay section). When the
3 LSBs of the register are programmed with any configuration
other than all 0s, a conversion takes place every X ms; the cycle
interval, X, depends on the configuration of these three bits in
the cycle timer register. There are seven different cycle time
intervals to choose from, as shown in Table 23. Once the
conversion has taken place, the part powers down again until
the next conversion occurs. To exit this mode of operation, the
user must program the 3 LSBs of the cycle timer register to
contain all 0s. For cycle interval options, see Table 23.
To select a channel(s) for operation in cycle mode, set the
corresponding channel bit(s), D5 to D4, of the configuration
register. If more than one channel bit is set in the configuration
register, the ADC automatically cycles through the channel
sequence, starting with the lowest channel. Once the sequence
is complete, the ADC starts converting on the lowest channel
again, continuing to loop through the sequence until the cycle
timer register contents are set to all 0s. This mode is useful for
monitoring signals, such as battery voltage and temperature,
alerting only when the limits are violated.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com