Electronic Components Datasheet Search
  English  ▼

X  

CX28331 Datasheet(PDF) 20 Page - Synaptics Incorporated.

Part # CX28331
Description  Single/Dual/Triple E3/DS3/STS-1 Line Interface Unit
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CONEXANT [Synaptics Incorporated.]
Direct Link  https://www.synaptics.com/
Logo CONEXANT - Synaptics Incorporated.

CX28331 Datasheet(HTML) 20 Page - Synaptics Incorporated.

Back Button CX28331 Datasheet HTML 16Page - Synaptics Incorporated. CX28331 Datasheet HTML 17Page - Synaptics Incorporated. CX28331 Datasheet HTML 18Page - Synaptics Incorporated. CX28331 Datasheet HTML 19Page - Synaptics Incorporated. CX28331 Datasheet HTML 20Page - Synaptics Incorporated. CX28331 Datasheet HTML 21Page - Synaptics Incorporated. CX28331 Datasheet HTML 22Page - Synaptics Incorporated. CX28331 Datasheet HTML 23Page - Synaptics Incorporated. CX28331 Datasheet HTML 24Page - Synaptics Incorporated. Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 68 page
background image
1.0 Pin Description
CX28331/CX28332/CX28333
1.1 Pin Assignments
Single/Dual/Triple E3/DS3/STS-1 Line Interface Unit
1-10
Conexant
100985A
4, 5, 20, 21
12, 13
VDD
Power
P
Connect to 3.3 V power.
1, 8, 17, 24
9, 16
VSS
Ground
P
Connect to ground.
Miscellaneous
58
——
PD
Power down for Ch1
I
Power down transceiver channel
0 = Power down channel (off)
1 = Channel active (on)
Note: A special power-down mode
exists when all three PDBs are set
low. This special mode shuts off the
entire chip (including biasing). This
is useful for static Idd testing.
76
76
PD1
25
58
PD2
Power down for Ch2
I
——
25
PD3
Power down for Ch3
I
47
——
REFCLK
Reference clock for Ch1
I
Reference clock from off-chip.
This clock should be set to one of
the following:
E3 rate (34.368 MHz)
DS3 rate (44.736 MHz)
STS-1 rate (51.84 MHz)
The clock rate should correspond to
the mode of operation that has been
chosen for the channel.
65
65
REFCLK1
36
47
REFCLK2
Reference clock for Ch2
I
——
36
REFCLK3
Reference clock for Ch3
I
80
80
80
RBIAS
Bias resistor
O
A 12.1 k
Ω ± 1% resistor tied from
this pin to ground provides the
current reference to the entire
chip.(2)
78
78
78
Reset
Reset
I/O
Asynchronous reset (reset entire
device).
77
77
77
GPD
Global Power down
I/O
Power down (Static Idd testing).
0 = Power down disable
1 = Power down active
2, 3, 6, 7, 18,
19, 22, 23,
25, 26, 27,
29, 30, 31,
32, 33, 34,
35, 36, 37,
38, 39, 40,
42, 61, 62,
63, 64, 65,
66, 67, 68,
69, 70, 71,
72, 74, 75,
76
10, 11, 14,
15, 42,
44–58
42
NC
No connect
Not connected.
NOTE(S):
(1) This pin should be connected to 3.3 V in an all-3.3 V design.
(2) Placing a capacitor from this pin to ground may result in instabilities.
3. All digital input pins contain a 75 k
Ω pull-down resistor from input to DVSS.
Table 1-1. CX2833i-1x Pin Definitions (6 of 6)
Pin #
Signal Name
Description
I/O/P
Notes
CX28331-1x CX28332-1x CX28333-1x



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com