Electronic Components Datasheet Search
  English  ▼

X  

MB90598GPF Datasheet(PDF) 35 Page - Cypress Semiconductor

Part # MB90598GPF
Description  CMOS 16-bit Proprietary Microcontroller
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

MB90598GPF Datasheet(HTML) 35 Page - Cypress Semiconductor

Back Button MB90598GPF Datasheet HTML 31Page - Cypress Semiconductor MB90598GPF Datasheet HTML 32Page - Cypress Semiconductor MB90598GPF Datasheet HTML 33Page - Cypress Semiconductor MB90598GPF Datasheet HTML 34Page - Cypress Semiconductor MB90598GPF Datasheet HTML 35Page - Cypress Semiconductor MB90598GPF Datasheet HTML 36Page - Cypress Semiconductor MB90598GPF Datasheet HTML 37Page - Cypress Semiconductor MB90598GPF Datasheet HTML 38Page - Cypress Semiconductor MB90598GPF Datasheet HTML 39Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 52 page
background image
Document Number: 002-07700 Rev. *B
Page 35 of 52
MB90595G Series
(Continued)
(VCC
5.0 V10%, VSS AVSS 0.0 V, TA  40 C to 85 C)
* : The power supply current testing conditions are when using the external clock.
11.4 AC Characteristics
11.4.1 Clock Timing
(VCC
5.0 V10%, VSS AVSS 0.0 V, TA  40 C to 85 C)
*: Frequency deviation indicates the maximum frequency difference from the target frequency when using a multiplied clock.
Parameter
Symbol
Pin name
Condition
Value
Unit
Remarks
Min
Typ
Max
Input capacity
CIN
Other than C, AVCC, AVSS,
AVRH, AVRL, VCC, VSS,
DVCC, DVSS, P70 to P87
——
5
15
pF
P70 to P87
—
—
15
30
pF
Pull-up
resistance
RUP
RST
—
25
50
100
k
Pull-down
resistance
RDOWN
MD2
—
25
50
100
k
Parameter
Symbol
Pin name
Value
Unit
Remarks
Min
Typ
Max
Oscillation frequency
fC
X0, X1
3
—
5
MHz
When using oscillation circuit
Oscillation cycle time
tCYL
X0, X1
200
—
333
ns
When using oscillation circuit
External clock frequency
fC
X0, X1
3
—
16
MHz
When using external clock
External clock cycle time
tCYL
X0, X1
62.5
—
333
ns
When using external clock
Frequency deviation with PLL *
f—
—
—
5
%
Input clock pulse width
PWH, PWL
X0
10
—
—
ns
Duty ratio is about 30 to 70%.
Input clock rise and fall time
tCR, tCF
X0
—
—
5
ns
When using external clock
Machine clock frequency
fCP
—1.5
—
16
MHz
Machine clock cycle time
tCP
—
62.5
—
666
ns
Flash Read cycle time
tCYL
——
2*tCP
—ns
When Flash is accessed via
CPU
Central frequency fO
f
fo
------ 100%
=
tCYL
PWH
tCF
PWL
tCR
0.8 VCC
0.2 VCC
X0
•Clock Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com