5812-DS00-R datasheet(51/84 Pages) BOARDCOM

51 / 84 page

Advance Data Sheet

BCM5812

3/11/03

B roa dcom Co rpo rat ion

Document

5812-DS01-405-R

Endian Considerations

Page 43

The byte order that is seen at a device on the PCI bus is the same in both cases. When used with a big endian host

processor, this is sometimes referred to as a match byte lanes policy.

Unfortunately, this policy produces the wrong result for non-byte stream data, including fields built by the host processor as

16-bit lengths, 32-bit addresses, or 32-bit BigNum elements. These appear in the BCM5812 MCR, command context, and

fragment chain entry structures. Ordinarily, host software would have to byte swap such fields in order to undo the effect of

the byte swap.

The BCM5812 provides two software enabled endian control flags for adjusting the byte order to match the host processor

system configuration and minimize or eliminate the need for byte swapping in software. Table 14 on page 44 describes

these flags. The default setting at reset is for a little endian host processor on a typical PCI bus configuration.

Figure 38: Typical Little Endian Processor PCI Bus Configuration

7...0

15..8

23..16

31.24

63..56 55.48 47.40 39.32

7...0

15..8

23..16

31.24

PCI Bus W ord 0

PCI Bus W ord 1

111

110

101

100

011

010

001

000

Byte Address

Bit Number

W ord in host memory

7...0

15..8

23..16

31.24

5812-DS00-R Datasheet(PDF) 51 Page - Broadcom Corporation.

5812-DS00-R Datasheet(HTML) 51 Page - Broadcom Corporation.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datasheet Download

Link URL