MP8843 – 6V, 3A, SYNCHRONOUS, STEP-DOWN SWITCHER WITH I

MP8843 Rev. 1.0

www.MonolithicPower.com

5

7/15/2016

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2016 MPS. All Rights Reserved.

I/O LEVEL CHARACTERISTICS

Parameter

Symbol Condition

HS Mode

LS Mode

Units

Min

Max

Min

Max

Low-level input voltage

0.4

0.4

V

High-level input voltage

1.4

1.4

V

Low-level output voltage

(open drain) at 3mA sink

current

0

0.4

0

0.4

V

0

0

Low-level output current

-

3

-

3

mA

Transfer gate on

resistance for currents

between SDA and

SCAH, or SCL and

SCLH

VOL level, IOL = 3mA

-

50

-

50

Ω

Transfer gate on

resistance between SDA

and SCAH, or SCL and

SCLH

Both signals (SDA and

SDAH, or SCL and SCLH)

50

-

50

-

kΩ

SCLH current source

pull-up current

SCLH output levels

2

6

2

6

mA

SCLH or SCL signal rise

time

Output rise time (current

source enabled) with an

external pull-up current

source of 3mA

Capacitive load from 10pF

to 100pF

10

40

ns

Capacitive load of 400pF

20

80

ns

SCLH or SCL signal fall

time

Output fall time (current

source enabled) with an

external pull-up current

source of 3mA

Capacitive load from 10pF

to 100pF

10

40

ns

Capacitive load of 400pF

20

80

20

250

ns

SDAH signal rise time

Capacitive load from 10pF

to 100pF

10

80

-

-

ns

Capacitive load of 400pF

20

160

20

250

ns

SDAH signal fall time

Capacitive load from 10pF

to 100pF

10

80

-

-

ns

Capacitive load of 400pF

20

160

20

250

ns

Spike pulse width

requiring input filter

suppression

0

10

0

50

ns

I/O pin input current

Input voltage between

-

10

-10

+10

μA

I/O pin capacitance

-

10

-

10

pF