THCV219_Rev.2.30_E

Copyright©2017 THine Electronics, Inc.

THine Electronics, Inc.

Security E

5/17

Functional Description

Functional Overview

With V-by-One

®

HS proprietary encoding scheme and CDR (Clock and Data Recovery) architecture,

THCV219 enables transmission of 8/10 bit RGB, 2bits of user-defined data (CONT), synchronizing signals

HSYNC, VSYNC, and DE by a pair cable with minimal external components.

THCV219 inputs CMOS/TTL data (including video data, CONT, HSYNC, VSYNC, and DE) and serializes

video data and synchronizing signals separately, depending on the polarity of DE. DE is a signal which indicates

whether video or synchronizing data are active. When DE is high, it serializes video data inputs into differential

data streams. And it transmits serialized synchronizing data when DE is low.

THCV219 can operate for a wide range of a serial bit rate from 600Mbps to 3.0Gbps.

It does not need any external frequency reference, such as a crystal oscillator.

Internal Reference Output/Input Function (CAPOUT,CAPINA,CAPINP)

An internal regulator produces the 1.2V (CAPOUT). This 1.2V linear regulator can not supply any other

external loads. Bypass CAPOUT to GND with 2.2uF.

CAPINP supplies reference voltage for internal PLL, and CAPINA supplies reference voltage for any internal

analog circuit. Bypass CAPINP/CAPINA to GND with 0.1uF to remove high frequency noise. CAPOUT,

CAPINA and CAPINP must be tied together.

Analog power supply AVCC is supposed to be stabilized with de-coupling capacitor and series noise filter (for

example, ferrite bead).

Figure 1. Connection of CAPOUT, CAPINA, CAPINP and Decoupling Capacitor

CAPOUT

CAPINA

CAPINP

THCV219

2.2uF

0.1uF

0.1uF

AVCC

Power

Supply