Electronic Components Datasheet Search
  English  ▼

X  

LTC6652 Datasheet(PDF) 30 Page - Linear Technology

Part # LTC6652
Description  18-Bit, 1Msps, 8-Channel SAR ADC with 100dB SNR
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC6652 Datasheet(HTML) 30 Page - Linear Technology

Back Button LTC6652 Datasheet HTML 26Page - Linear Technology LTC6652 Datasheet HTML 27Page - Linear Technology LTC6652 Datasheet HTML 28Page - Linear Technology LTC6652 Datasheet HTML 29Page - Linear Technology LTC6652 Datasheet HTML 30Page - Linear Technology LTC6652 Datasheet HTML 31Page - Linear Technology LTC6652 Datasheet HTML 32Page - Linear Technology LTC6652 Datasheet HTML 33Page - Linear Technology LTC6652 Datasheet HTML 34Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 50 page
background image
LTC2373-18
30
237318f
For more information www.linear.com/LTC2373-18
edge on SCK will wake the part up. Upon emerging from
sleep mode, wait tWAKE ms before initiating a conversion
to allow the reference and reference buffer to wake-up
and charge the bypass capacitors at REFIN and REFBUF.
(Refer to the Timing Diagrams section for more detailed
timing information about sleep mode.)
DIGITAL INTERFACE
The LTC2373-18 has a serial digital interface. The flexible
OVDDsupplyallowstheLTC2373-18tocommunicatewith
any digital logic operating between 1.8V and 5V, including
2.5V and 3.3V systems.
The serial data I/O bus is enabled when RDL is low. Serial
output data is clocked out on the SDO pin and serial input
configurationdataisclockedinattheSDIpinwhenanexternal
clock is applied to the SCK pin if the serial data I/O bus is
enabled.SerialoutputdatatransitionsonrisingedgesofSCK
and serial input data is latched on rising edges of SCK. D17
remains valid till the first rising edge of SCK. After the 18 bits
of the conversion result are shifted out, a start-of-sequence
(SOS) bit followed by the 7-bit control word corresponding
to the conversion result is shifted out. SDO will remain low
after 26 SCK rising edges have been issued. Clocking out the
data and configuration information after the conversion will
yield the best performance. Table 5 lists the minimum shift
clock frequency needed to achieve 1Msps throughput when
shifting out a different number of bits.
Table 5. Minimum Shift Clock Frequency vs Number of Bits for 1Msps
NUMBER OF BITS
fSCK(MHz)
Conversion Result
18
41
Conversion Result + SOS Bit
19
44
Conversion Result + SOS Bit +
Configuration Data
26
60
The configuration of the LTC2373-18 is programmed via
a sequencer through the serial interface. The following
sectionsdescribethevariouswaystheLTC2373-18canbe
programmed, the operation of the sequencer and general
use of the LTC2373-18.
Configuring the LTC2373-18
The various modes of operation of the LTC2373-18 are
programmedbysevenbitsofan8-bitcontrolword,C[7:0].
The control word is shifted in at SDI on the rising edges
of SCK, MSB first. The control word is defined as follows:
C[7]
C[6]
C[5]
C[4]
C[3]
C[2]
C[1]
C[0]
X
A[3]
A[2]
A[1]
A[0]
R[1]
R[0]
SEL
The MSB of the control word, C[7], is used during the
programming of the sequencer and does not control
the operating mode or configuration of the MUX or ADC
(see Programming the Sequencer section). Referring to
Table 6, bits A[3:0] (C[6:3]) control the analog input MUX
channel configuration. Bits R[1:0] (C[2:1]) control the
input range configuration of the ADC and the SEL (C[0])
bit enables/disables the digital gain compression feature
(see Using Digital Gain Compression for Single Supply
Operation section).
Table 6. Description of Decoded Configuration Bits
BITS
NAME
BEHAVIOR
[A3:A0] MUX Channel
Configuration Bits
See Table 7
[R1:R0] Input Range
Selection Bits
00 – Pseudo-Differential Unipolar Input
(Straight Binary Output Data Format)
01 – Pseudo-Differential Bipolar Input
(Two’s-Complement Output Data
Format)
10 – Fully Differential Input
(Straight Binary Output Data Format)
11 – Fully Differential Input
(Two’s-Complement Output Data
Format)
SEL
Digital Gain
Compression Bit
0 – Digital Gain Compression Disabled
1 – Digital Gain Compression Enabled
Note: Digital gain compression feature always disabled for the pseudo-
differential unipolar input range.
Analog Input Multiplexer
The analog input MUX is programmed by the A[3:0]
(C[6:3]) bits of the input control word. Table 7 lists the
MUX configurations for all combinations of the configu-
ration bits. The selected positive (+) channel is output
to MUXOUT+ and the selected negative (−) channel is
output to MUXOUT−. Figure 17 shows an example of the
MUX configuration being updated on successive conver-
sions. Note how the voltages of the selected positive (+)
applicaTions inForMaTion



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com