Electronic Components Datasheet Search
  English  ▼

X  

LT1355 Datasheet(PDF) 19 Page - Linear Technology

Part # LT1355
Description  Octal, 18-Bit, 200ksps Differential 짹10.24V Input SoftSpan ADC with Wide Input Common Mode Range
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LT1355 Datasheet(HTML) 19 Page - Linear Technology

Back Button LT1355 Datasheet HTML 15Page - Linear Technology LT1355 Datasheet HTML 16Page - Linear Technology LT1355 Datasheet HTML 17Page - Linear Technology LT1355 Datasheet HTML 18Page - Linear Technology LT1355 Datasheet HTML 19Page - Linear Technology LT1355 Datasheet HTML 20Page - Linear Technology LT1355 Datasheet HTML 21Page - Linear Technology LT1355 Datasheet HTML 22Page - Linear Technology LT1355 Datasheet HTML 23Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 40 page
background image
LTC2348-18
19
234818fa
For more information www.linear.com/LTC2348-18
applicaTions inForMaTion
OVERVIEW
The LTC2348-18 is an 18-bit, low noise 8-channel si-
multaneous sampling successive approximation register
(SAR) ADC with differential, wide common mode range
inputs.TheADCoperatesfroma5Vlowvoltagesupplyand
flexible high voltage supplies, nominally ±15V. Using the
integratedlow-driftreferenceandbuffer(VREFBUF = 4.096V
nominal), each channel of this SoftSpan ADC can be in-
dependently configured on a conversion-by-conversion
basis to accept ±10.24V, 0V to 10.24V, ±5.12V, or 0V to
5.12V signals. The input signal range may be expanded
up to ±12.5V using an external 5V reference. Individual
channels may also be disabled to increase throughput on
the remaining channels.
The wide input common mode range and high CMRR
(118dB typical, VIN+ = VIN– = 18VP-P 200Hz Sine) of the
LTC2348-18analoginputsallowtheADCtodirectlydigitize
a variety of signals, simplifying signal chain design. The
absolute common mode input range is determined by
the choice of high voltage supplies, which may be biased
asymmetrically around ground and include the ability for
either the positive or negative supply to be tied directly to
ground. This input signal flexibility, combined with ±3LSB
INL, no missing codes at 18-bits, and 96.7dB SNR, makes
the LTC2348-18 an ideal choice for many high voltage
applications requiring wide dynamic range.
The LTC2348-18 supports pin-selectable SPI CMOS (1.8V
to 5V) and LVDS serial interfaces, enabling it to com-
municate equally well with legacy microcontrollers and
modern FPGAs. In CMOS mode, applications may employ
between one and eight lanes of serial output data, allowing
the user to optimize bus width and data throughput. The
LTC2348-18 typically dissipates 140mW when converting
eightanaloginputchannelssimultaneouslyat200kspsper
channel throughput. Optional nap and power down modes
may be employed to further reduce power consumption
during inactive periods.
CONVERTER OPERATION
The LTC2348-18 operates in two phases. During the ac-
quisition phase, the sampling capacitors in each channel’s
sample-and-hold (S/H) circuit connect to their respective
analog input pins and track the differential analog input
voltage (VIN+ – VIN–). A rising edge on the CNV pin transi-
tions all channels’ S/H circuits from track mode to hold
mode, simultaneously sampling the input signals on all
channelsandinitiatingaconversion.Duringtheconversion
phase, each channel’s sampling capacitors are connected,
one channel at a time, to an 18-bit charge redistribution
capacitor D/A converter (CDAC). The CDAC is sequenced
throughasuccessiveapproximationalgorithm,effectively
comparingthesampledinputvoltagewithbinary-weighted
fractions of the channel’s SoftSpan full-scale range (e.g.,
VFSR/2, VFSR/4 … VFSR/262144) using a differential
comparator. At the end of this process, the CDAC output
approximates the channel’s sampled analog input. Once
all channels have been converted in this manner, the ADC
control logic prepares the 18-bit digital output codes from
each channel for serial transfer.
TRANSFER FUNCTION
TheLTC2348-18digitizeseachchannel’sfull-scalevoltage
range into 218 levels. In conjunction with the ADC master
reference voltage, VREFBUF, a channel’s SoftSpan configu-
ration determines its input voltage range, full-scale range,
LSB size, and the binary format of its conversion result, as
shown in Tables 1a and 1b. For example, employing the
internal reference and buffer (VREFBUF = 4.096V nominal),
SoftSpan 7 configures a channel to accept a ±10.24V
bipolar analog input voltage range, which corresponds
to a 20.48V full-scale range with a 78.125μV LSB. Other
SoftSpan configurations and reference voltages may be
employed to convert both larger and smaller bipolar and
unipolar input ranges. Conversion results are output in
two’s complement binary format for all bipolar SoftSpan
ranges, and in straight binary format for all unipolar
SoftSpan ranges. The ideal two’s complement transfer
function is shown in Figure 2, while the ideal straight
binary transfer function is shown in Figure 3.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com