LT1355 datasheet(32/40 Pages) LINER

32 / 40 page

LTC2348-18

234818fa

For more information www.linear.com/LTC2348-18

Just prior to the falling edge of BUSY and the opening of

a new data transaction window, SCKO is forced low and

SDO0 to SDO7 are updated with the latest conversion

results from analog input channels 0 to 7, respectively.

Rising edges on SCKI serially clock conversion results

and analog input channel configuration information out

on SDO0 to SDO7 and trigger transitions on SCKO that

are skew-matched to the data on SDO0 to SDO7. The

resulting SCKO frequency is half that of SCKI. SCKI

rising edges also latch SoftSpan configuration words

provided on SDI, which are used to program the internal

24-bit SoftSpan configuration register. See the section

Programming the SoftSpan Configuration Register in

CMOS I/O Mode for further details. SCKI is allowed to

idle either high or low in CMOS I/O mode. As shown in

Figure 18, the CMOS bus is enabled when CS is low and

is disabled and Hi-Z when CS is high, allowing the bus

to be shared across multiple devices.

The data on SDO0 to SDO7 are grouped into 24-bit

packets consisting of an 18-bit conversion result, 3-bit

analog channel ID, and 3-bit SoftSpan code, all presented

MSB first. As suggested in Figures 17 and 18, each SDO

lane outputs these packets for all analog input channels

in a sequential, circular manner. For example, the first

24-bit packet output on SDO0 corresponds to analog

input channel 0, followed by the packets for channels 1

through 7. The data output on SDO0 then wraps back

to channel 0, and this pattern repeats indefinitely. Other

SDO lanes follow a similar circular pattern, except the

first packet presented on each lane corresponds to its

associated analog input channel.

When interfacing the LTC2348-18 with a standard SPI

bus, capture output data at the receiver on rising edges of

SCKI. SCKO is not used in this case. Multiple SDO lanes

are also usually not useful in this case. In other applica-

tions, such as interfacing the LTC2348-18 with an FPGA

or CPLD, rising and falling edges of SCKO may be used

to capture serial output data on SDO0 to SDO7 in double

data rate (DDR) fashion. Capturing data using SCKO adds

robustnesstodelayvariationsovertemperatureandsupply.

Full Eight Lane Serial CMOS Output Data Capture

As shown in Table 3, full 200ksps per channel throughput

canbeachievedwitha45MHzSCKIfrequencybycapturing

the first packet (24 SCKI cycles total) from all eight serial

data output lanes SDO0 to SDO7. This configuration also

allows conversion results from all channels to be captured

using as few as 18 SCKI cycles if the 3-bit analog channel

ID and 3-bit SoftSpan code are not needed and the device

SoftSpan configuration is not being changed. Multi-lane

data capture is usually best suited for use with FPGA

or CPLD capture hardware, but may be useful in other

application-specific cases.

applicaTions inForMaTion

PD = 0

DON’T CARE

BUSY

SDO7

SCKO

SDO0

SCKI

SDI

DON’T CARE

234818 F18

Hi-Z

CHANNEL 0 PACKET

CHANNEL 1 PACKET

CHANNEL 2 PACKET

CHANNEL 3 PACKET

(PARTIAL)

Hi-Z

CHANNEL 7 PACKET

CHANNEL 0 PACKET

CHANNEL 1 PACKET

CHANNEL 2 PACKET

(PARTIAL)

NEW SoftSpan CONFIGURATION WORD

(OVERWRITES INTERNAL CONFIG REGISTER)

TWO ALL-ZERO WORDS AND ONE PARTIAL WORD

(INTERNAL CONFIG REGISTER RETAINS CURRENT VALUE)

tEN

tDIS

Figure 18. Internal SoftSpan Configuration Register Behavior. Serial CMOS Bus Response to CS

LT1355 Datasheet(PDF) 32 Page - Linear Technology

LT1355 Datasheet(HTML) 32 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Datasheet Download

Link URL