Electronic Components Datasheet Search
  English  ▼

X  

PEF22504HT Datasheet(PDF) 44 Page - Infineon Technologies AG

Part # PEF22504HT
Description  Quad E1/T1/J1 Line Interface Component for Long- and Short-Haul Applications
PDF  255 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEF22504HT Datasheet(HTML) 44 Page - Infineon Technologies AG

Back Button PEF22504HT Datasheet HTML 40Page - Infineon Technologies AG PEF22504HT Datasheet HTML 41Page - Infineon Technologies AG PEF22504HT Datasheet HTML 42Page - Infineon Technologies AG PEF22504HT Datasheet HTML 43Page - Infineon Technologies AG PEF22504HT Datasheet HTML 44Page - Infineon Technologies AG PEF22504HT Datasheet HTML 45Page - Infineon Technologies AG PEF22504HT Datasheet HTML 46Page - Infineon Technologies AG PEF22504HT Datasheet HTML 47Page - Infineon Technologies AG PEF22504HT Datasheet HTML 48Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 255 page
background image
QuadLIU
TM
PEF 22504
Pin Descriptions
Data Sheet
44
Rev. 1.3, 2006-01-25
109
XL1.1
O
(analog)
–
Transmit Line 1, port 1
Analog output to the external transformer. Selected if
LIM1.DRS is cleared. After reset this pin is in high-
impedance state until bit FMR0.XC1 is set and XPM2.XLT is
cleared.
XDOP1
O
–
Transmit Data Output Positive, port 1
This digital output for transmitted dual-rail PCM(+) route
signals can provide
•
Half bauded signals with 50% duty cycle (LIM0.XFB = 0
B)
or
•
Full bauded signals with 100% duty cycle (LIM0.XFB =
1
B)
The data is clocked with positive transitions of XCLK1 in both
cases. Output polarity is selected by bit LIM0.XDOS (after
reset: active low). The dual-rail mode is selected if LIM1.DRS
and FMR0.XC1 are set. After reset this pin is in high-
impedance state until register LIM1.DRS is set and
XPM2.XLT is cleared.
XOID1
O
–
Transmit Optical Interface Data, port 1
Unipolar data sent to a fiber-optical interface with 2048 kbit/s
(E1) or 1544 kbit/s (T1/J1) which is clocked on the positive
transitions of XCLK1. Clocking of data in NRZ code is done
with 100% duty cycle. Data in CMI code is shifted out with
50% or 100% duty cycle on both transitions of XCLK
according to the CMI coding. Output polarity is selected by bit
LIM0.XDOS (after reset: data is sent active high). The single-
rail mode is selected if LIM1.DRS is set and FMR0.XC1 is
cleared. After reset this pin is in high-impedance state until
register LIM1.DRS is set and XPM2.XLT is cleared.
Table 2
I/O Signals for P-TQFP-144-8 (cont’d)
Pin No.
Name
Pin Type
Buffer
Type
Function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com