EM78P5840/5841/5842

8-bit Micro-controller

__________________________________________________________________________________________________________________________________________________________________

* This specification is subject to change without notice.

6

2004/11/10

V2.6

VI. Pin Descriptions

PIN

I/O

DESCRIPTION

POWER

AVDD

POWER

Power

AVSS

POWER

Ground

CLOCK

XIN

I

Input pin for 32.768 kHz oscillator

XOUT

O

Output pin for 32.768 kHz oscillator

PLLC

I

Phase loop lock capacitor, connect a capacitor 0.047u to 0.1u to the ground.

OSC

I

ERIC mode clock signal input. This pin is shared with PLLC.

CIN

I

Counter1 external CLK input. This pin is shared with P94.

Note the frequency of the input CLK must less than 1M Hz.

10-bit 8 channel A/D

AD1

I (P90)

ADC input channel 1. Shared with PORT90

AD2

I (P91)

ADC input channel 2. Shared with PORT91

AD3

I (P62)

ADC input channel 3. Shared with PORT62

AD4

I (P63)

ADC input channel 4. Shared with PORT63

AD5

I (P64)

ADC input channel 5. Shared with PORT64

AD6

I (P65)

ADC input channel 6. Shared with PORT65

AD7

I (P92)

ADC input channel 7. Shared with PORT92

AD8

I (P93)

ADC input channel 8. Shared with PORT93

PWM

PWM1

O

Pulse width modulation output

This pin shared with PORTC1

PWM2

O

Pulse width modulation output

This pin shared with PORTC2

IO

P60 ~ P61

I/O

PORT60,1 can be INPUT or OUTPUT port each bit.. These two pins can be

used on ERIC and IRC modes.

P62 ~P65

I/O

PORT6 can be INPUT or OUTPUT port each bit.

P70

I/O

PORT70 can be INPUT or OUTPUT port each bit.

P71

I

PORT71 is INPUT only.

P73~P76

I/O

PORT7 can be INPUT or OUTPUT port each bit.

P90 ~ P97

I/O

PORT9 can be INPUT or OUTPUT port each bit.

PC1 ~ PC2

I/O

PORTC can be INPUT or OUTPUT port each bit.

INT0

(PORT70)

Interrupt sources. Once PORT70 has a falling edge or rising edge signal

(controlled by CONT register), it will generate a interruption.

INT1

(PORT71)

Interrupt sources which has the same interrupt flag. Any pin from PORT71

has a falling edge signal, it will generate a interruption.

INT3

PORT73

Interrupt sources which has the same interrupt flag. Any pin from PORT73

has a falling edge signal, it will generate a interruption.

/RESET

I

Low reset