Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AD1934 Datasheet(PDF) 6 Page - Analog Devices

Part # AD1934
Description  8-Channel DAC
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD1934 Datasheet(HTML) 6 Page - Analog Devices

Back Button AD1934_13 Datasheet HTML 2Page - Analog Devices AD1934_13 Datasheet HTML 3Page - Analog Devices AD1934_13 Datasheet HTML 4Page - Analog Devices AD1934_13 Datasheet HTML 5Page - Analog Devices AD1934_13 Datasheet HTML 6Page - Analog Devices AD1934_13 Datasheet HTML 7Page - Analog Devices AD1934_13 Datasheet HTML 8Page - Analog Devices AD1934_13 Datasheet HTML 9Page - Analog Devices AD1934_13 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 28 page
background image
AD1934
Data Sheet
Rev. D | Page 6 of 28
DIGITAL FILTERS
Table 6.
Parameter
Mode
Factor
Min
Typ
Max
Unit
DAC INTERPOLATION FILTER
Pass Band
48 kHz mode, typ @ 48 kHz
0.4535 fS
22
kHz
96 kHz mode, typ @ 96 kHz
0.3646 fS
35
kHz
192 kHz mode, typ @ 192 kHz
0.3646 fS
70
kHz
Pass-Band Ripple
48 kHz mode, typ @ 48 kHz
±0.01
dB
96 kHz mode, typ @ 96 kHz
±0.05
dB
192 kHz mode, typ @ 192 kHz
±0.1
dB
Transition Band
48 kHz mode, typ @ 48 kHz
0.5 fS
24
kHz
96 kHz mode, typ @ 96 kHz
0.5 fS
48
kHz
192 kHz mode, typ @ 192 kHz
0.5 fS
96
kHz
Stop Band
48 kHz mode, typ @ 48 kHz
0.5465 fS
26
kHz
96 kHz mode, typ @ 96 kHz
0.6354 fS
61
kHz
192 kHz mode, typ @ 192 kHz
0.6354 fS
122
kHz
Stop-Band Attenuation
48 kHz mode, typ @ 48 kHz
70
dB
96 kHz mode, typ @ 96 kHz
70
dB
192 kHz mode, typ @ 192 kHz
70
dB
Group Delay
48 kHz mode, typ @ 48 kHz
25/fS
521
µs
96 kHz mode, typ @ 96 kHz
11/fS
115
µs
192 kHz mode, typ @ 192 kHz
8/fS
42
µs
TIMING SPECIFICATIONS
−40°C < TC < 125°C, DVDD = 3.3 V ± 10%.
Table 7.
Parameter
Condition
Comments
Min
Max
Unit
INPUT MASTER CLOCK (MCLK) AND RESET
tMH
MCLK duty cycle
DAC clock source = PLL clock @ 256 fS,
384 fS, 512 fS, 768 fS
40
60
%
tMH
DAC clock source = direct MCLK @ 512 fS
(bypass on-chip PLL)
40
60
%
fMCLK
MCLK frequency
PLL mode, 256 fS reference
6.9
13.8
MHz
fMCLK
Direct 512 fS mode
27.6
MHz
tPDR
RST low
15
ns
tPDRR
RST recovery
Reset to active output
4096
tMCLK
PLL
Lock Time
MCLK and LRCLK input
10
ms
256 fS VCO Clock, Output Duty Cycle
MCLKO Pin
40
60
%
SPI PORT
See Figure 9
tCCH
CCLK high
35
ns
tCCL
CCLK low
35
ns
fCCLK
CCLK frequency
fCCLK = 1/tCCP, only tCCP shown in Figure 9
10
MHz
tCDS
CDATA setup
To CCLK rising
10
ns
tCDH
CDATA hold
From CCLK rising
10
ns
tCLS
CLATCH setup
To CCLK rising
10
ns
tCLH
CLATCH hold
From CCLK rising
10
ns
tCLHIGH
CLATCH high
Not shown in Figure 9
10
ns
tCOE
COUT enable
From CCLK falling
30
ns
tCOD
COUT delay
From CCLK falling
30
ns
tCOH
COUT hold
From CCLK falling, not shown in Figure 9
30
ns
tCOTS
COUT tri-state
From CCLK falling
30
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com