ADAU1361BCPZ-R7 datasheet(59/80 Pages) AD

59 / 80 page

Data Sheet

ADAU1361

Rev. D | Page 59 of 80

R17: Converter Control 0, 16,407 (0x4017)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Reserved

DAPAIR[1:0]

DAOSR

ADOSR

CONVSR[2:0]

Table 44. Converter Control 0 Register

R18: Converter Control 1, 16,408 (0x4018)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Reserved

ADPAIR[1:0]

Table 45. Converter Control 1 Register

Bits

Bit Name

Description

[6:5]

DAPAIR[1:0]

On-chip DAC serial data selection in TDM mode.

Setting

Pair

First pair (default)

Second pair

Third pair

Fourth pair

DAOSR

DAC oversampling ratio. This bit cannot be set for 64× when CONVSR[2:0] is set to 96 kHz.

0 = 128× (default).

1 = 64×.

ADOSR

ADC oversampling ratio. This bit cannot be set for 64× when CONVSR[2:0] is set to 96 kHz.

0 = 128× (default).

1 = 64×.

[2:0]

CONVSR[2:0]

Converter sampling rate. The ADCs and DACs operate at the sampling rate set in this register. The converter rate

selected is a ratio of the base sampling rate, fS. The base sampling rate is determined by the operating frequency

of the core clock. The serial port mirrors the converter sampling rates set in this register.

Setting

Sampling Rate

Base Sampling Rate (fS = 48 kHz)

000

48 kHz, base (default)

001

fS/6

8 kHz

010

fS/4

12 kHz

011

fS/3

16 kHz

100

fS/2

24 kHz

101

fS/1.5

32 kHz

110

fS/0.5

96 kHz

111

Reserved

Bits

Bit Name

Description

[1:0]

ADPAIR[1:0]

On-chip ADC serial data selection in TDM mode.

Setting

Pair

First pair (default)

Second pair

Third pair

Fourth pair

ADAU1361BCPZ-R7 Datasheet(PDF) 59 Page - Analog Devices

ADAU1361BCPZ-R7 Datasheet(HTML) 59 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Download

Link URL