Electronic Components Datasheet Search
  English  ▼

X  

ADAU1361BCPZ-R7 Datasheet(PDF) 72 Page - Analog Devices

Part # ADAU1361BCPZ-R7
Description  Audio Codec
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADAU1361BCPZ-R7 Datasheet(HTML) 72 Page - Analog Devices

Back Button ADAU1361BCPZ-R7 Datasheet HTML 68Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 69Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 70Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 71Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 72Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 73Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 74Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 75Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 76Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 80 page
background image
ADAU1361
Data Sheet
Rev. D | Page 72 of 80
R40: Control Port Pad Control 0, 16,431 (0x402F)
The optional pull-up/pull-down resistors are nominally 250 kΩ. When enabled, these pull-up/pull-down resistors set the control port
signals to a defined state when the signal source becomes three-state.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
CDATP[1:0]
CLCHP[1:0]
SCLP[1:0]
SDAP[1:0]
Table 67. Control Port Pad Control 0 Register
R41: Control Port Pad Control 1, 16,432 (0x4030)
With IOVDD set to 3.3 V, the low and high drive strengths of the SDA/COUT pin are approximately 2.0 mA and 4.0 mA, respectively.
With IOVDD set to 1.8 V, the low and high drive strengths are approximately 0.8 mA and 1.7 mA, respectively. The high drive strength
mode may be useful for generating a stronger ACK pulse in I2C mode, if needed.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reserved
SDASTR
Table 68. Control Port Pad Control 1 Register
Bits
Bit Name
Description
[7:6]
CDATP[1:0]
CDATA pad pull-up/pull-down configuration.
Setting
Configuration
00
Pull-up
01
Reserved
10
None (default)
11
Pull-down
[5:4]
CLCHP[1:0]
CLATCH pad pull-up/pull-down configuration.
Setting
Configuration
00
Pull-up
01
Reserved
10
None (default)
11
Pull-down
[3:2]
SCLP[1:0]
SCL/CCLK pad pull-up/pull-down configuration.
Setting
Configuration
00
Pull-up
01
Reserved
10
None (default)
11
Pull-down
[1:0]
SDAP[1:0]
SDA/COUT pad pull-up/pull-down configuration.
Setting
Configuration
00
Pull-up
01
Reserved
10
None (default)
11
Pull-down
Bits
Bit Name
Description
0
SDASTR
SDA/COUT pin drive strength.
0 = low (default).
1 = high.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com