| Electronic Components Datasheet Search |
|
UP1817PDDA Datasheet(PDF) 4 Page - uPI Group Inc. |
|
|
|||||||||||||||||||||||||||||
UP1817PDDA Datasheet(HTML) 4 Page - uPI Group Inc. |
|
4 / 21 page ![]() uP1817 4 uP1817-DS-F0000, Mar. 2017 www.upi-semi.com Functional Description Supply Input The uP1817 operates with a well regulated supply input at VCC pin. A minimum 0.1uF ceramic capacitor physically placed near the VCC pin is required for locally by-passing the supply input. The VCC voltage is continuously monitored for power on reset function (POR). The typical POR level is 4.2V at VCC rising. After VCC POR, the uP1817 initiates the boot up sequence. When the VCC pin voltage is lower than the POR threshold, the uP1817 is disabled. Operation Mode and SVID VR Address The uP1817 supports two operation modes (IMVP8 mode and VR12.1 mode). Connect a resistor divider from VCC pin to MODE pin to select the operation mode as shown in Figure 1. The controller detects the MODE pin voltage at VCC POR to determine the operation mode and latch at the selected mode. Table 1 shows the operation mode, SVID VR address, and the content in SVID register 0x21h (Iccmax) in each mode. The spec required minimum voltage rising slew rate (fast) for VR12.1 is 10mV/us, and it is 30mV/ us for IMVP8. For uP1817, the actual reference output voltage rising/falling slew rate (fast and slow) is determined by the internal circuit. Use a 0.1uF MLCC as the timing capacitor connected from VREF to GND to meet the spec. The output voltage fast slew rate for ALERT# assertion is 30mV/us for VR12.1 and IMVP8. The ALERT# assertion timing is determined internally. The slew rate of reference voltage change is faster than that for alert assertion to ensure reference voltage is settled before alert assertion. Table 1 . Operation Mode Selection d e d n e m m o c e R e c n a t s i s e R k ( Ω) e d o M ) x e H ( s s e r d d A R V . g e R D I V S e u l a V 1 2 x 0 ) x e H ( p o t R ) 1 R ( m o t t o b R ) 2 R ( 0 R V1 R V0 R V1 R V n e p O0 1 . 2 1 R V 0 0 ) C C V ( 5 0 ) G G V ( 8 C8 C 0 17 . 21 . 2 1 R V 0 0 ) C C V ( 5 0 ) G G V ( 5 0C 0 0 13 . 4 8 P V M I ) P 7 1 8 1 P u ( 0 0 ) e r o c V ( 1 0 ) T G c c V ( 8 C8 C 8 P V M I ) Q 7 1 8 1 P u ( 0 0 ) I G C V _ C C V ( 2 0 ) N N V ( 0 1n e p O 8 P V M I ) P 7 1 8 1 P u ( 0 0 ) e r o c V ( 1 0 ) T G c c V ( C 0F 0 8 P V M I ) Q 7 1 8 1 P u ( 0 0 ) I G C V _ C C V ( 2 0 ) N N V ( Enable and Initial Start Up Voltage Vboot The EN/VBOOT pin is a multi-functional pin. This pin provides enable/disable control for power sequence design flexibility, and it is also used to determine the initial start up output voltage Vboot. Logic high input to the EN/VBOOT pin enables the controller, and logic low to this pin disables the controller. The uP1817 supports hardware selectable initial start up output voltage Vboot, which is determined by the resistor voltage divider connected from VCC to EN/VBOOT pin as shown in Figure 1. There are four Vboot levels to choose from. Table 2 shows the recommended resistor voltage divider resistance value and the corresponding Vboot voltage. MODE A/D Converter EN/VBOOT R3 R4 VCC Enable/Disable Control R1 R2 VCC Figure 1. Operation Mode and Vboot Voltage Selection Table 2. Vboot Voltage Selection d e d n e m m o c e R k ( e c n a t s i s e R Ω) 8 P V M I n i t o o b V ) V ( e d o m 1 . 2 1 R V n i t o o b V ) V ( e d o m p o t R ) 3 R ( m o t t o b R ) 4 R ( 0 F E R V1 F E R V0 F E R V 1 F E R V 0 15 . 12 3 . 02 3 . 02 3 . 02 3 . 0 0 13 6 9 . 06 9 . 06 9 . 06 9 . 0 0 16 . 54 0 . 14 0 . 14 0 . 14 0 . 1 0 1n e p O2 1 . 12 1 . 12 1 . 12 1 . 1 Power On Sequence The uP1817 supports zero Vboot and non-zero Vboot setting. In each case both VR12.1 mode and IMVP8 mode share the similar power on sequence. Figure 2 shows the power on sequence of zero Vboot case in VR12.1/IMVP8 mode. Once VCC is ready, the controller waits for logic input high to EN/VBOOT. After EN/VBOOT goes high, the controller initializes start up sequence. There is a waiting time Ta from EN/VBOOT goes high to the controller is ready to accept SVID command. At the end of Ta, the reference voltage outputs (VREF0 and VREF1) ramp up to 0.32V and wait for 1st SetVID command. ALERT# remains high at this phase. Then a SetVID command is sent to address 00h, making VREF0 ramps up to target VID voltage with slewing time Tb (Tb is determined by the sourcing current and timing capacitor). ALERT# is asserted after internally calculated time duration Tc. To ensure Tb<Tc, it is recommended to use 0.1uF as timing capacitor. Then the processor sends a GetReg(10h) command to clear the ALERT#. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |