Electronic Components Datasheet Search
  English  ▼

X  

MSM548333 Datasheet(PDF) 13 Page - OKI electronic componets

Part # MSM548333
Description  240,384-Word x 8-bit 240,384-Word x 4-bit Triple Port type Field Memory
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  OKI [OKI electronic componets]
Direct Link  http://www.oki.com
Logo OKI - OKI electronic componets

MSM548333 Datasheet(HTML) 13 Page - OKI electronic componets

Back Button MSM548333 Datasheet HTML 9Page - OKI electronic componets MSM548333 Datasheet HTML 10Page - OKI electronic componets MSM548333 Datasheet HTML 11Page - OKI electronic componets MSM548333 Datasheet HTML 12Page - OKI electronic componets MSM548333 Datasheet HTML 13Page - OKI electronic componets MSM548333 Datasheet HTML 14Page - OKI electronic componets MSM548333 Datasheet HTML 15Page - OKI electronic componets MSM548333 Datasheet HTML 16Page - OKI electronic componets MSM548333 Datasheet HTML 17Page - OKI electronic componets Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 42 page
background image
¡ Semiconductor
MSM548333
13/42
MSM548333's read operation is achieved in "line by line" manner.
Any read operations are prohibited in the initial read address set periods. Serial read
operations for Y1 and C1, and also Y2 and C2, are prohibited while RADE1/RX is high.
Similarly, serial read operations for Y1 and C1, and also Y2 and C2, are prohibited while
RADE2/RX level is high. Y1 and C1 Serial read port enable time tSRE1, Y2 serial read port
enable time tSREY2 and C2 serial read port enable time tSREC2 must be kept for starting a serial
read just after the initial read address set period.
Initial Address Reset Modes (Write/Read Independent)
The initial address reset modes replace complicated read or write initial address settings with simple
reset cycles. Initial address reset modes are selected by RR/TR high during read and WR/TR high
during write. As in normal read or write address settings, any read operations are prohibited in the
read address reset cycles. Similarly, any write operations are prohibited in the initial write address
resetcycles.Notethatreadinitialaddressresetandwriteinitialaddressresetcanoccurindependently.
Similarly, read access can be achieved independently from write initial address reset cycles and write
access can be achieved independently from read initial address reset cycles.
Input addresses are stored into address registers which are connected with address counter which
controls address pointer operation. In the serial access operation, the input address into the address
registers are kept.
Serial write data input enable time tSWE, Y1 and C1 read port read enable time tSRE1, Y2 serial read
port read enable time tSREY2, C2 serial read port read enable time tSREC2 must be kept for starting
serial read or write just after the initial read or write address reset cycles. Note that all the read ports'
initial address reset must occur with the same timing.
1. Original address reset No.1 - "X, Y address counter reset" -
By the "Original address reset No.1" logic which is composed by a combination of control
input' levels, the address counter is reset to (0,0), and then, the address pointer is initialized
to (0,0). Reference the "FUNCTION TABLE" for read and write shown later. After the reset
mode, serial access starts from the address (0,0) : the line address is "0" and the initial bit
address on the line is (0,0).
The address counter is reset by this reset mode but the address register, which stored input
addressinthepreviousaddressresetcycleoraddresssetcycle,isnotreset.Thenon-initialized
address can be used as a preset address in "address jump reset" mode. When the address
register must be reset, choose "address register reset" mode.
2. Original address reset No.2 - "X,Y address register reset" -
By the "Original address reset No.2" logic, the address register is reset, and then, the address
counter and address pointer are initialized to address (0,0) automatically. After the reset
mode, serial access starts from the address (0,0) : the line address is "0" and the initial bit
address on the line is (0,0)
Both address register and address counter are reset to (0,0) and the stored initial address in the
previous address reset cycle or address set cycle is cleared by this "address register reset". Once
the reset mode is selected, the reset address (0,0) is stored in the address register as a preset
address until next initial address set or reset operation. The address can be used as a preset
address in the "address jump reset" mode.
Note that REY2/RY and REC2/C2 must be both "L" at the same time when the "address
register reset" is selected. REY2/RY = "L" and REC2/RY = "H" or REY2/RY = "H" and REC2/
RY = "L" are prohibited.
3. Original address reset No.3 - Y address counter reset" -
By the "Original address reset No.3" logic, the Y address register is reset, and then, address



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com