Electronic Components Datasheet Search
  English  ▼

X  

MSM6669 Datasheet(PDF) 7 Page - OKI electronic componets

Part # MSM6669
Description  80-DOT LCD SEGMENT DRIVER
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  OKI [OKI electronic componets]
Direct Link  http://www.oki.com
Logo OKI - OKI electronic componets

MSM6669 Datasheet(HTML) 7 Page - OKI electronic componets

  MSM6669 Datasheet HTML 1Page - OKI electronic componets MSM6669 Datasheet HTML 2Page - OKI electronic componets MSM6669 Datasheet HTML 3Page - OKI electronic componets MSM6669 Datasheet HTML 4Page - OKI electronic componets MSM6669 Datasheet HTML 5Page - OKI electronic componets MSM6669 Datasheet HTML 6Page - OKI electronic componets MSM6669 Datasheet HTML 7Page - OKI electronic componets MSM6669 Datasheet HTML 8Page - OKI electronic componets MSM6669 Datasheet HTML 9Page - OKI electronic componets  
Zoom Inzoom in Zoom Outzoom out
 7 / 9 page
background image
¡ Semiconductor
MSM6669
7/9
FUNCTIONAL DESCRIPTION
Pin Functional Description
•EI, EO
These are enable signal input and output pins. When a cascade connection is required, set the
first MSM6669's EI pin at "L" level and connect the EO pin to the next MSM6669's EI pin. When
a single MSM6669 is used, EI should be set at "L" level.
•CP
This is a pin for clocking the display data in. Display data is stored into the latch (I) at the
falling edge of a clock pulse. A clock pulse through this pin is enabled when the enable F/
F is set, and disabled when it is not set.
• LOAD
This is an input pin to latch the display data of one line stored in the latch (I). At the falling
edge of a load pulse, the display data stored in the latch (I) is transferred to the latch (II). The
control circuit to save the power is reset and the display data on the next line can be stored.
•DF
Synchronous signal input pin for alternate signal for LCD driving.
•VDD, VSS
These are power supply pins of this IC. The VDD pin is generally set to 2.7 to 5.5V. VSS is a
grounding pin, which is generally set to 0V.
• O1 to O80
These are output pins of the 4-level driver of this IC, which correspond directly to the bits of
the 80-bit latch (II). One of the four levels V1, V3, V4, and VEE is selected and output by a
combination of the latch contents (display data) and a DF signal. See the truth table.
Connect the output pins to the liquid crystal panel on the segment side.
• DISP OFF
This is an input pin to control the output pins O1 to O80. During low signal input, signals on
the V1 level are output from the output pins O1 to O80 irrespective of display data. See the
truth table.



Html Pages

1 2 3 4 5 6 7 8 9


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com