MPC880 datasheet(69/92 Pages) FREESCALE

69 / 92 page

MPC885/MPC880 Hardware Specifications, Rev. 3

Freescale Semiconductor

UTOPIA AC Electrical Specifications

Figure 69 shows the I2C bus timing.

Figure 69. I2C Bus Timing Diagram

13 UTOPIA AC Electrical Specifications

Table 30, Table 31, and Table 32, show the AC electrical specifications for the UTOPIA interface.

Table 30. UTOPIA Master (Muxed Mode) Electrical Specifications

Num

Signal Characteristic

Direction

Min

Max

Unit

UtpClk rise/fall time (internal clock option)

Output

4 ns

Duty cycle

Frequency

MHz

UTPB, SOC, RxEnb, TxEnb, RxAddr, and TxAddr active delay (and

PHREQ and PHSEL active delay in multi-PHY mode)

Output

2 ns

16 ns

UTPB, SOC, Rxclav and Txclav setup time

Input

4 ns

UTPB, SOC, Rxclav and Txclav hold time

Input

1 ns

Table 31. UTOPIA Master (Split Bus Mode) Electrical Specifications

Num

Signal Characteristic

Direction

Min

Max

Unit

UtpClk rise/fall time (Internal clock option)

Output

4 ns

Duty cycle

Frequency

MHz

UTPB, SOC, RxEnb, TxEnb, RxAddr and TxAddr active delay

(PHREQ and PHSEL active delay in multi-PHY mode)

Output

2 ns

16 ns

UTPB_Aux, SOC_Aux, Rxclav and Txclav setup time

Input

4 ns

UTPB_Aux, SOC_Aux, Rxclav and Txclav hold time

Input

1 ns

SCL

202

205

203

207

204

208

206

209

211

210

SDA

MPC880 Datasheet(PDF) 69 Page - Freescale Semiconductor, Inc

MPC880 Datasheet(HTML) 69 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Datasheet Download

Link URL