| Electronic Components Datasheet Search |
|
MSM9225 Datasheet(PDF) 18 Page - OKI electronic componets |
|
|
|||||||||||||||||||||||||||||
MSM9225 Datasheet(HTML) 18 Page - OKI electronic componets |
|
18 / 74 page ![]() ¡ Semiconductor MSM9225 18/73 (1) Time segment 1: TSEG13 to TSEG10 This is a 4-bit register to set the sampling point. The relationship between bit content and TSEG1 is as follows: At reset, TSEG13 to TSEG10 are set to "0000". (2) Time segment 2: TSEG22 to TSEG20 This is a 3-bit register to set the transmit point. The relationship between the bit content and TSEG2 is as follows: At reset, TSEG22 to TSEG20 are set to "000". TSEG13 TSEG12 TSEG11 TSEG10 TSEG1 0000 0001 ···· ···· 1110 1111 1 ¥ BTL cycle 2 ¥ BTL cycle · · 15 ¥ BTL cycle 16 ¥ BTL cycle TSEG22 TSEG21 TSEG20 TSEG2 000 001 ··· ··· 110 111 1 ¥ BTL cycle 2 ¥ BTL cycle · · 7 ¥ BTL cycle 8 ¥ BTL cycle 5. CAN bus timing register 1 (BTR1: 2Ehex) This register sets the sampling count, sampling point and transmit point used for bus timing. Writing to the BTR1 bit is enabled, when the INIT bit of the CAN control register (CANC: 0Ehex) is "1". The bit configuration is as follows: 76543210 Address MSB 2Eh LSB TSEG10 : TSEG11 : TSEG12 : TSEG13 : TSEG20 : TSEG21 : TSEG22 : Not used : Time segment 1 Time segment 2 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |