Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

GS3471 Datasheet(PDF) 157 Page - Semtech Corporation

Part # GS3471
Description  3G, HD, SD SDI Receiver, with Integrated Adaptive Cable Equalizer
PDF  179 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SEMTECH [Semtech Corporation]
Direct Link  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

GS3471 Datasheet(HTML) 157 Page - Semtech Corporation

Back Button GS3471 Datasheet HTML 153Page - Semtech Corporation GS3471 Datasheet HTML 154Page - Semtech Corporation GS3471 Datasheet HTML 155Page - Semtech Corporation GS3471 Datasheet HTML 156Page - Semtech Corporation GS3471 Datasheet HTML 157Page - Semtech Corporation GS3471 Datasheet HTML 158Page - Semtech Corporation GS3471 Datasheet HTML 159Page - Semtech Corporation GS3471 Datasheet HTML 160Page - Semtech Corporation GS3471 Datasheet HTML 161Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 157 / 179 page
background image
GS3471
Final Data Sheet Rev.4
PDS-060498
September 2017
157 of 179
Semtech
www.semtech.com
B05
AUD_DET
IDB_READBACK
15:14
RO
1
Actual value of IDB in the hardware.
IDA_READBACK
13:12
RO
0
Actual value of IDA in the hardware.
XDPG4_DET
11:11
RO
0
Set while embedded Group 4 audio
extended packets are detected.
XDPG3_DET
10:10
RO
0
Set while embedded Group 3 audio
extended packets are detected.
XDPG2_DET
9:9
RO
0
Set while embedded Group 2 audio
extended packets are detected.
XDPG1_DET
8:8
RO
0
Set while embedded Group 1 audio
extended packets are detected.
ADPG4_DET
7:7
RO
0
Set while Group 4 audio data packets are
detected.
ADPG3_DET
6:6
RO
0
Set while Group 3 audio data packets are
detected.
ADPG2_DET
5:5
RO
0
Set while Group 2 audio data packets are
detected.
ADPG1_DET
4:4
RO
0
Set while Group 1 audio data packets are
detected.
ACS_APPLY_WAITD
3:3
RO
0
Set while output channels 7 and 8 are
waiting for a status boundary to apply the
ACSR[183:0] data.
ACS_APPLY_WAITC
2:2
RO
0
Set while output channels 5 and 6 are
waiting for a status boundary to apply the
ACSR[183:0] data
ACS_APPLY_WAITB
1:1
RO
0
Set while output channels 3 and 4 are
waiting for a status boundary to apply the
ACSR[183:0] data
ACS_APPLY_WAITA
0:0
RO
0
Set while output channels 1 and 2 are
waiting for a status boundary to apply the
ACSR[183:0] data
B06
CSUM_ERR_DET
RSVD
15:1
—
—
Reserved.
CSUM_ERROR
0:0
ROCW
0
Embedded packet checksum error
detected. Write 1 to clear.
B07
CH_MUTE
RSVD
15:8
—
—
Reserved.
MUTE
7:0
RW
0
Mutes output channels 8 to 1 Bits [7:0] =
Channels 8:1.
0 = Normal
1 = Mute
Table 5-11: SD Audio Core CSR Descriptions (Continued)
Addressh
Register Name
Parameter Name
Bit
R/W
Reset
Value
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com