Electronic Components Datasheet Search
  English  ▼

X  

CS5340 Datasheet(PDF) 20 Page - Cirrus Logic

Part # CS5340
Description  101 dB, 192kHz, MULTI-BIT AUDIO A/D CONVERTER
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5340 Datasheet(HTML) 20 Page - Cirrus Logic

Back Button CS5340 Datasheet HTML 16Page - Cirrus Logic CS5340 Datasheet HTML 17Page - Cirrus Logic CS5340 Datasheet HTML 18Page - Cirrus Logic CS5340 Datasheet HTML 19Page - Cirrus Logic CS5340 Datasheet HTML 20Page - Cirrus Logic CS5340 Datasheet HTML 21Page - Cirrus Logic CS5340 Datasheet HTML 22Page - Cirrus Logic CS5340 Datasheet HTML 23Page - Cirrus Logic CS5340 Datasheet HTML 24Page - Cirrus Logic  
Zoom Inzoom in Zoom Outzoom out
 20 / 24 page
background image
CS5340
20
DS601PP2
4.4
Power-up Sequence
Reliable power-up can be accomplished by keeping the device in reset until the power supplies, clocks and config-
uration pins are stable. It is also recommended that reset be enabled if the analog or digital supplies drop below the
minimum specified operating voltages to prevent power glitch related issues.
4.5
Analog Connections
The analog modulator samples the input at 6.144 MHz. The digital filter will reject signals within the stopband of the
filter. However, there is no rejection for input signals which are multiples of the input sampling frequency
(n
× 6.144 MHz), where n=0,1,2,... Refer to Figure 21 which shows the suggested filter that will attenuate any noise
energy at 6.144 MHz, in addition to providing the optimum source impedance for the modulators. The use of capac-
itors which have a large voltage coefficient (such as general purpose ceramics) must be avoided since these can
degrade signal linearity.
4.6
Grounding and Power Supply Decoupling
As with any high resolution converter, the CS5340 requires careful attention to power supply and grounding arrange-
ments if its potential performance is to be realized. Figure 17 shows the recommended power arrangements, with
VA and VL connected to clean supplies. VD, which powers the digital filter, may be run from the system logic supply
or may be powered from the analog supply via a resistor. In this case, no additional devices should be powered from
VD. Decoupling capacitors should be as near to the ADC as possible, with the low value ceramic capacitor being
the nearest. All signals, especially clocks, should be kept away from the FILT+ and VQ pins in order to avoid un-
wanted coupling into the modulators. The FILT+ and VQ decoupling capacitors, particularly the 0.01 µF, must be
positioned to minimize the electrical path from FILT+ and REF_GND. The CDB5340 evaluation board demonstrates
the optimum layout and power supply arrangements. To minimize digital noise, connect the ADC digital outputs only
to CMOS inputs.
Figure 21. CS5340 Recommended Analog Input Buffer
100k
+
634
91
-
2 200 pF
470 pF
CO G
C S5 340 A INL
AINL
CO G
100k
4.7 uF
VA
100k
AINR
100k
4.7 uF
VA
634
91
+
-
470 pF
CO G
CS 53 40 A INR
22 00 p F
CO G



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com