ADS5545 datasheet(4/8 Pages) TI

4 / 8 page

www.ti.com

DIGITAL CHARACTERISTICS

−150

−140

−130

−120

−110

−100

−90

−80

−70

−60

−50

−40

−30

−20

−10

FS = 170 MSPS

FIN = 10.1 MHz

SFDR = 91.5 dBc

SNR = 74.09

dBFS

ADS5545

SLWS180 – SEPTEMBER 2005

The dc specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic

level 0 or 1 AVDD = DRVDD = 3.3 V, I

O = 3.5 mA, RL = 100 Ω.

(1)

All LVDS and CMOS specifications are characterized, but not tested at production.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

DIGITAL INPUTS

High-level input voltage

2.4

Low-level input voltage

0.8

High-level input current

µA

Low-level input current

µA

Input capacitance

DIGITAL OUTPUTS – CMOS MODE

High-level output voltage

3.3

Low-level output voltage

Output capacitance

Output capacitance inside the device, from either

output to ground

DIGITAL OUTPUTS – LVDS MODE

High-level output voltage

1375

Low-level output voltage

1025

Output differential voltage, |VOD|

350

VOS Output offset voltage(1)

Common-mode voltage of OUTP and OUTM

1200

Output capacitance

Output capacitance inside the device, from either

output to ground

Change in |VOD|, |∆VOD|

Change in |VOS|, |∆VOS|

(1)

IO refers to the LVDS buffer current setting, RL is the differential load resistance between the LVDS output pair.

Figure 1. ADS5545 FFT Plot at 170 MSPS and 10-MHz Input

ADS5545 Datasheet(PDF) 4 Page - Texas Instruments

ADS5545 Datasheet(HTML) 4 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8

Datasheet Download

Link URL