Electronic Components Datasheet Search
  English  ▼

X  

UPD75P316B Datasheet(PDF) 13 Page - NEC

Part # UPD75P316B
Description  4-BIT SINGLE-CHIP MICROCOMPUTER
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPD75P316B Datasheet(HTML) 13 Page - NEC

Back Button UPD75P316B Datasheet HTML 9Page - NEC UPD75P316B Datasheet HTML 10Page - NEC UPD75P316B Datasheet HTML 11Page - NEC UPD75P316B Datasheet HTML 12Page - NEC UPD75P316B Datasheet HTML 13Page - NEC UPD75P316B Datasheet HTML 14Page - NEC UPD75P316B Datasheet HTML 15Page - NEC UPD75P316B Datasheet HTML 16Page - NEC UPD75P316B Datasheet HTML 17Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 42 page
background image
13
µPD75P316A
3.
DATA MEMORY (RAM)
Fig. 3-1 shows the data memory configuration. It consists of a data area and a peripheral hardware area.
The data memory consists of memory banks 0 to 3 with each bank consisting of 256 words
× 4 bits.
Peripheral hardware has been assigned to the area of memory bank 15.
(1)
Data area
The data area comprises a static RAM. It is used to store program data and as a subroutine, interrupt execution
stack memory. Even if the CPU operation is stopped in the standby mode, it is possible to hold the memory content
for a long time by battery backup, etc. The data area is operated by memory manipulation instructions.
The static RAM has been mapped to memory banks 0, 1, 2 and 3 by 256
× 4 bits each. Bank 0 has been mapped
as a data area but is also available as a general register area (000H to 007H) and a stack area (000H to 0FFH) (banks
1, 2 and 3 are available only as a data area).
In the static RAM, 1 address consists of 4 bits. It can be operated in units of 8 bits by 8-bit memory manipulation
instructions or in bits by bit manipulation instructions, however. In an 8-bit manipulation instruction, an even
address should be specified.
(a)
General register area
The general register area can be operated either by general register operation instructions or by memory
manipulation instructions. Up to eight 4-bit registers are available. That part of the 8 general registers which
is not used in the program is available as a data area or a stack area.
(b) Stack area
The stack area is set by an instruction. It is available as a subroutine execution or interrupt service execution
save area.
(2)
Peripheral hardware area
The peripheral hardware area has been mapped to F80H to FFFH of memory bank 15.
It is operated by memory manipulation instructions just as the static RAM. In the peripheral hardware, however,
the operable bit unit differs from one address to another. An address to which peripheral hardware has not been
assigned is inaccessible since no data memory is built in.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com