Electronic Components Datasheet Search
  English  ▼

X  

ICS950703 Datasheet(PDF) 2 Page - Integrated Circuit Systems

Part # ICS950703
Description  PROGRAMMABLE TIMING CONTROL HUB FOR P4
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ICST [Integrated Circuit Systems]
Direct Link  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS950703 Datasheet(HTML) 2 Page - Integrated Circuit Systems

  ICS950703 Datasheet HTML 1Page - Integrated Circuit Systems ICS950703 Datasheet HTML 2Page - Integrated Circuit Systems ICS950703 Datasheet HTML 3Page - Integrated Circuit Systems ICS950703 Datasheet HTML 4Page - Integrated Circuit Systems ICS950703 Datasheet HTML 5Page - Integrated Circuit Systems ICS950703 Datasheet HTML 6Page - Integrated Circuit Systems ICS950703 Datasheet HTML 7Page - Integrated Circuit Systems ICS950703 Datasheet HTML 8Page - Integrated Circuit Systems ICS950703 Datasheet HTML 9Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 24 page
background image
2
Integrated
Circuit
Systems, Inc.
ICS950703
0690D—05/14/04
Power Groups
The ICS950703 is a single chip clock solution for desktop designs using the Intel Brookdale chipset with Rambus RDRAM
memory. It provides all necessary clock signals for such a system.
The ICS950703 is part of a whole new line of ICS clock generators and buffers called TCH™ (Timing Control Hub). This part
incorporates ICS's newest clock technology which offers more robust features and functionality. Employing the use of a serially
programmable I
2C interface, this device can adjust the output clocks by configuring the frequency setting, the output divider ratios,
selecting the ideal spread percentage, the output skew, the output strength, and enabling/disabling each individual output clock. M/
N control can configure output frequency with resolution up to 0.1MHz increment.This part also provides 128 frequency selections
via ICS QuadROM
TM technology as an alternate to M/N programming.
General Description
Block Diagram
PLL2
Frequency
Dividers
Programmable
Spread
PLL1
Programmable
Frequency
Dividers
STOP
Logic
X1
X2
XTAL
MULTSEL (1:0)
FS (3:0)
SDATA
SCLK
PD#
SEL100_133#
Control
Logic
48MHZ (1:0)
REF (1:0)
PCICLK (9 :0)
3V66 (3:0)
MREF_B
MREF
I REF
4
4 CPUCLKT (3:0)
CPUCLKC (3:0)
AVDD
GND
4
7
REF output, Crystal
27
24
48MHz fixed, Fixed PLL
38
37
CPU PLL, CPU Master Clock,
VDD
GND
--
10, 16, 22
13, 19
PCI outputs
29, 36
32, 33
3V66 outputs
43, 49
40, 46
CPU Outputs, IREF, MULTSEL
56
53
MREF outputs
Pin Number
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com