Electronic Components Datasheet Search
  English  ▼

X  

STR720 Datasheet(PDF) 117 Page - STMicroelectronics

Part # STR720
Description  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR720 Datasheet(HTML) 117 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 113Page - STMicroelectronics STR720 Datasheet HTML 114Page - STMicroelectronics STR720 Datasheet HTML 115Page - STMicroelectronics STR720 Datasheet HTML 116Page - STMicroelectronics STR720 Datasheet HTML 117Page - STMicroelectronics STR720 Datasheet HTML 118Page - STMicroelectronics STR720 Datasheet HTML 119Page - STMicroelectronics STR720 Datasheet HTML 120Page - STMicroelectronics STR720 Datasheet HTML 121Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 117 / 401 page
background image
STR720 - EXTERNAL MEMORY INTERFACE (EMI)
117/401
This means that for memory banks 0 and 1 setup and hold times (measured in EMI internal
clock units) are fixed.
Table 32 resumes the write cycle timing configurations.
For read cycles which translate in a single external bus operation (e.g. a 16-bit read), the total
length (measured in EMI internal clock units) that a single access will require (equal to the
length over which the Chip Select will be active) will also depend on the memory bank the
cycle is executed on. Its total length can be calculated through the formula:
Setup Read Enable Time
Hold
CS Length (Read, Bank 0/1) = 0
+ (C_LENGTH+2)
+ 0
This means that for memory banks 0 and 1 Setup and Hold times (measured in EMI internal
clock units) are fixed to zero.
Table 33 resumes the read cycle timing configurations.
32-bit read or write cycles are translated in 2 external bus cycles so the total external bus
cycle duration can be obtained through the following formula
Total CS Length (Read/Write Bank x) = (Length of the single cyle)*(2).
However it must be noticed that in case of a 32-bit read cycle, resulting in two external bus
accesses, the sampling points used to read data in are not placed symmetrically in the two
halves of the access, as it is illustrated by the following formulas:
Sampling point from valid address
Low word sampling point (Read, Bank 0/1) =
C_LENGTH+2
High word sampling point (Read, Bank 0/1 =
C_LENGTH+1
For a timing diagram example see also Section 11.3.3: Read Access Examples on page 118.
Table 32. EMI Write Timings
Parameter
Field
Bank 0,1
Setup Time
n.a.
0
WE Time
C_LENGTH
“000”:”111”=1:8 AHB_CLK
Hold Time
n.a.
1
CS Length
2:9 AHB_CLK
Table 33. EMI Read Timings
Parameter
Field
Bank 0,1
Setup Time
n.a.
0
RE Time
C_LENGTH
“000”:”111”=2:9 AHB_CLK
Hold Time
n.a.
0
CS Length
2:9 AHB_CLK
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com