Electronic Components Datasheet Search
  English  ▼

X  

STR720 Datasheet(PDF) 120 Page - STMicroelectronics

Part # STR720
Description  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR720 Datasheet(HTML) 120 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 116Page - STMicroelectronics STR720 Datasheet HTML 117Page - STMicroelectronics STR720 Datasheet HTML 118Page - STMicroelectronics STR720 Datasheet HTML 119Page - STMicroelectronics STR720 Datasheet HTML 120Page - STMicroelectronics STR720 Datasheet HTML 121Page - STMicroelectronics STR720 Datasheet HTML 122Page - STMicroelectronics STR720 Datasheet HTML 123Page - STMicroelectronics STR720 Datasheet HTML 124Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 120 / 401 page
background image
STR720 - EXTERNAL MEMORY INTERFACE (EMI)
120/401
11.4 Register description
The following paragraphs give detailed descriptions and operations of each of the bits in the
EMI registers.
Bank 0 Configuration Register (BCON0)
Address Offset: 00h
Reset value: 7F3Dh
The Bank 0 Configuration Register (BCON0) is a 16-bit read/write control registers used to
configure the operation of external region 0 (Bank 0). The BCON0 control bits are described
below.
Bit 15
Reserved. This bit must be always written to ‘0’.
Bit 14:8
B_LENGTH[6:0]: Bank 0 Length.
The B_LENGTH field selects the extension of the address region 0 in 64 Kbyte
increments. The following figures are expressed in bytes.
= 0x00. 64K
= 0x01. 128K
= 0x02. 192K
= 0x03. 256K
...
= 0x7F. 8192K (8M)
Bit 7
EREN: External Ready Enable.
This bit selects whether read/write cycle termination is controlled by the “Eready”
input signal.
= 0. Read/Write cycle termination is not controlled by “Eready” signal.
= 1. Read/Write cycle termination is controlled by “Eready” signal.
Bit 6
ISYN0: Internal Synchronization Bank 0.
This bit selects whether the Eready signals, if used, has to be internally
synchronized or not.
= 0. No internal synchronization. It provides the fastest bus cycles but requires
setup and hold times to be met with respect to the EMI internal clock.
= 1. Internal synchronization. Less restrictive, but requires additional wait states
caused by the internal synchronization.
15
14
13
12
11
10
9
8
765432
1
0
Res.
B_LENGTH[6:0]
EREN
ISYN0
BE
C_LENGTH[2:0]
Res.
Res.
-
rw
rwrwrw
rw
-
-
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com