DS3252 datasheet(2/71 Pages) DALLAS

2 / 71 page

DS3251/DS3252/DS3253/DS3254

2 of 71

TABLE OF CONTENTS

STANDARDS COMPLIANCE ......................................................................................................... 6

DETAILED DESCRIPTION ............................................................................................................. 7

APPLICATION EXAMPLE .............................................................................................................. 7

BLOCK DIAGRAMS........................................................................................................................ 8

CONTROL INTERFACE MODES.................................................................................................... 9

PIN DESCRIPTIONS..................................................................................................................... 10

REGISTER DESCRIPTIONS......................................................................................................... 15

RECEIVER .................................................................................................................................... 24

8.1

INTERFACING TO THE LINE........................................................................................................................... 24

8.2

OPTIONAL PREAMP ..................................................................................................................................... 24

8.3

AUTOMATIC GAIN CONTROL (AGC) AND ADAPTIVE EQUALIZER..................................................................... 24

8.4

CLOCK AND DATA RECOVERY (CDR)........................................................................................................... 24

8.5

LOSS-OF-SIGNAL (LOS) DETECTOR ............................................................................................................ 24

8.6

FRAMER INTERFACE FORMAT AND THE B3ZS/HDB3 DECODER .................................................................... 25

8.7

RECEIVE LINE-CODE VIOLATION COUNTER .................................................................................................. 26

8.8

RECEIVER POWER-DOWN ........................................................................................................................... 26

8.9

RECEIVER JITTER TOLERANCE .................................................................................................................... 26

TRANSMITTER ............................................................................................................................. 27

9.1

TRANSMIT CLOCK ....................................................................................................................................... 27

9.2

FRAMER INTERFACE FORMAT AND THE B3ZS/HDB3 ENCODER .................................................................... 27

9.3

PATTERN GENERATION ............................................................................................................................... 27

9.4

WAVESHAPING, LINE BUILD-OUT, LINE DRIVER............................................................................................ 28

9.5

INTERFACING TO THE LINE........................................................................................................................... 28

9.6

TRANSMIT DRIVER MONITOR ....................................................................................................................... 28

9.7

TRANSMITTER POWER-DOWN...................................................................................................................... 28

9.8

TRANSMITTER JITTER GENERATION (INTRINSIC) ........................................................................................... 28

9.9

TRANSMITTER JITTER TRANSFER................................................................................................................. 28

10.

JITTER ATTENUATOR ............................................................................................................. 32

11.

DIAGNOSTICS.......................................................................................................................... 34

11.1

PRBS GENERATOR AND DETECTOR............................................................................................................ 34

11.2

LOOPBACKS ............................................................................................................................................... 34

12.

CLOCK ADAPTER.................................................................................................................... 35

13.

RESET LOGIC .......................................................................................................................... 35

14.

TRANSFORMERS..................................................................................................................... 36

15.

CPU INTERFACES ................................................................................................................... 37

15.1

PARALLEL INTERFACE ................................................................................................................................. 37

15.2

SPI INTERFACE .......................................................................................................................................... 37

16.

JTAG TEST ACCESS PORT AND BOUNDARY SCAN............................................................ 40

16.1

JTAG DESCRIPTION ................................................................................................................................... 40

16.2

JTAG TAP CONTROLLER STATE MACHINE DESCRIPTION............................................................................. 40

16.3

JTAG INSTRUCTION REGISTER AND INSTRUCTIONS...................................................................................... 42

16.4

JTAG TEST REGISTERS.............................................................................................................................. 43

17.

ELECTRICAL CHARACTERISTICS ......................................................................................... 44

18.

PIN ASSIGNMENTS.................................................................................................................. 56

19.

PACKAGE INFORMATION....................................................................................................... 70

20.

THERMAL INFORMATION ....................................................................................................... 71

21.

REVISION HISTORY................................................................................................................. 71

DS3252 Datasheet(PDF) 2 Page - Dallas Semiconductor

DS3252 Datasheet(HTML) 2 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datasheet Download

Link URL