Electronic Components Datasheet Search
  English  ▼

X  

97SD3232 Datasheet(PDF) 5 Page - Maxwell Technologies

Part # 97SD3232
Description  1 Gb SDRAM 8-Meg X 32 Bit X 4-Banks
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXWELL [Maxwell Technologies]
Direct Link  http://www.maxwell.com
Logo MAXWELL - Maxwell Technologies

97SD3232 Datasheet(HTML) 5 Page - Maxwell Technologies

  97SD3232 Datasheet HTML 1Page - Maxwell Technologies 97SD3232 Datasheet HTML 2Page - Maxwell Technologies 97SD3232 Datasheet HTML 3Page - Maxwell Technologies 97SD3232 Datasheet HTML 4Page - Maxwell Technologies 97SD3232 Datasheet HTML 5Page - Maxwell Technologies 97SD3232 Datasheet HTML 6Page - Maxwell Technologies 97SD3232 Datasheet HTML 7Page - Maxwell Technologies 97SD3232 Datasheet HTML 8Page - Maxwell Technologies 97SD3232 Datasheet HTML 9Page - Maxwell Technologies Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 39 page
background image
97SD3232
5
All data sheets are subject to change without notice
©2005 Maxwell Technologies
All rights reserved.
1 Gb (8-Meg X 32-Bit X 4-Banks) SDRAM
01.11.05 Rev 2
TABLE 5. AC Electrical Characteristics
(V
CC =3.3V + 0.3V, VCCQ = 3.3V + 0.3V, TA = -55 TO 125° C, UNLESS OTHERWISE SPECIFIED)
PARAMETER
SYMBOL
SUBGROUPS
MIN
TYPICAL
MAX
UNIT
System clock cycle time1
(CAS latency = 2)
(CAS latency = 3)
t
CK
9, 10, 11
10
7.5
ns
CLK high pulse width1,7
t
CKH
9, 10, 11
2.5
ns
CLK low pulse width1,7,
t
CKL
9, 10, 11
2.5
ns
Access time from CLK1,2
(CAS latency = 2)
(CAS latency = 3)
t
AC
9, 10, 11
6
6
ns
Data-out hold time1,2,3
t
OH
9, 10, 11
2.7
ns
CLK to Data-out low impedance1,2,3,7
t
LZ
9, 10, 11
2
ns
CLK to Data-out high impedance1,47,
(CAS latency = 2, 3)
t
HZ
9, 10, 11
5.4
ns
Input setup time1,5,6
t
AS, tCS,
t
DS, tCES
9, 10, 11
1.5
ns
CKE setup time for power down exit1
t
CESP
9, 10, 11
1.5
ns
Input hold time1,6
t
AH, tCH, tDH
t
CEH
9, 10, 11
1.5
ns
Ref/Active to Ref/Active command period1
t
RC
9, 10, 11
70
ns
Active to Precharge command period1
t
RAS
9, 10, 11
50
120000
ns
Active command to column command 1
(same bank)
t
RCD
9, 10, 11
20
ns
Precharge to Active command period1
t
RP
9, 10, 11
20
ns
Write recovery or data-in to precharge lead time1
t
DPL
9, 10, 11
20
ns
Active( a) to Active (b) command period1
t
RRD
9, 10, 11
20
ns
Transition time(rise and fall)7
t
T
9, 10, 11
1
5
ns
Refresh Period
t
REF
9, 10, 11
16
6.4
ms
@ 105 °C32
168
@ 85 °C64
@ 70 °C
128
1. AC measurement assumes t
T=1ns. Reference level for timing of input signals is 1.5V.
2. Access time is measured at 1.5V.
3. t
LZ(min) definesthe time at which the outputs achieve the low impedance state.
4. t
HZ(min) defines the time at which the outputs achieve the high impedance state.
5. tCES defines CKE setup time to CLK rising edge except for the power down exit command.
6. t
AS/tAH: Address, tCS/tCH: /RAS, /CAS, /WE, DQM
7. Guarenteed by design (Not tested).
8. Guarenteed by Device Charactreization Testing. (Not 100% Tested)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com