1

All data sheets are subject to change without notice

(858) 503-3300 - Fax: (858) 503-3301 - www.maxwell.com

14-Bit A/D Converter

7872

©2001 Maxwell Technologies

All rights reserved.

5.21.02 Rev 4

• 14-bit resolution and accuracy

• Total dose hardness:

- > 100 krad (Si), depending upon space mission

• Single event effects:

- SEU

2

- SEU

• Package:

• Fast Conversion Times: 10 µ s

• Low 50 mW typical power consumption

- Analog input range of ±3V

- 83 KSPS throughput rate

- Operates with +5V/-5V power supplies

- 80 dB SNR at 10 kHz input frequency

- 2 s complement coding

- Serial output

Maxwell Technologies’ 7872 high-speed 14-bit ADC microcir-

cuit features a greater than 100 krad (Si) total dose tolerance;

depending upon orbit. The 7872 consists of a track/hold ampli-

fier, successive-approximation ADC, 3V buried Zener refer-

ence and versatile interface logic. It features a self-contained,

laser- trimmed internal clock, so no external clock timing com-

ponents are required. For minimum noise possible, the on-

chip clock may be overridden to synchronize the device oper-

ation to the digital system. The 7872 is a serial output device.

It is capable of interfacing to all modern microprocessors and

digital signal processors. The 7872 operates from ±5V power

supplies, accepts bipolar input signals of ±3V and is able to

convert full power signals up to 41.5 kHz. It is also fully speci-

fied for dynamic performance parameters including distortion

and signal-to-noise ratio.

ogy incorporates radiation shielding in the microcircuit pack-

age. It eliminates the need for box shielding while providing

the required radiation shielding for a lifetime in orbit or space

krad (Si) radiation dose tolerance. This product is available

with screening up to Class S.

3V

REFERENCE

CLOCK

CONTROL

LOGIC

14-BIT DAC

SERIAL

INTERFACE

12

11

13

14

9

16

3

1

2

4

5

6

SAR + COUNTER

8

15

R

R

TRACK/HOLD

COMP

AGND

C

REF

REF OUT

V

IN

V

DD

V

DD

CLK

CONTROL

CONVST

SSTRB

SCLK

SDATA

DGND

V

SS

Logic Diagram