| Electronic Components Datasheet Search |
|
PMS132 Datasheet(PDF) 60 Page - PADAUK Technology. |
|
|
|||||||||||||||||||||||||||||
PMS132 Datasheet(HTML) 60 Page - PADAUK Technology. |
|
60 / 100 page ![]() PMS132/PMS132B 8bit OTP MCU with 12-bit ADC ©Copyright 2020, PADAUK Technology Co. Ltd Page 60 of 100 PDK-DS-PMS132(B)-EN_V104 – Jun. 2, 2020 Fig.19: Hardware diagram of IO buffer Other than PA5, all the IO pins have the same structure; PA5 can be open-drain ONLY when setting to output mode (without Q1). The corresponding bits in registers padier / pbdier should be set to low to prevent leakage current for those pins are selected to be analog function. When PMS132/PMS132B is put in power-down or power-save mode, every pin can be used to wake-up system by toggling its state. Therefore, those pins needed to wake-up system must be set to input mode and set the corresponding bits of registers padier and pbdier to high. The same reason, padier.0 should be set high when PA0 is used as external interrupt pin, pbdier.0 for PB0, padier.4 for PA4 and pbdier.5 for PB5. 5.13 Reset and LVR 5.13.1 Reset There are many causes to reset the PMS132/PMS132B, once reset is asserted, most of all the registers in PMS132/PMS132B will be set to default values, system should be restarted once abnormal cases happen, or by jumping program counter to address 0x0. The data memory is in uncertain state when reset comes from power-up and LVR; however, the content will be kept when reset comes from PRSTB pin or WDT timeout. 5.13.2 LVR reset By code option, there are many different levels of LVR for reset; usually, user selects LVR reset level to be in conjunction with operating frequency and supply voltage. D Q (weak P -MOS) PAD WR pull-high latch WR data latch WR control latch RD pull-high latch RD control latch RD Port D Q D Q M U X pull-high latch Data latch Control latch Data Bus Q1 Analog Module padier.x or pbdier.x Wakeup module Interrupt module (PA0,PB5,PB0,PA4) D - - - D Q D Q - Q1 D Q (weak P -MOS) PAD WR pull-high latch WR data latch WR control latch RD pull-high latch RD control latch RD Port D Q D Q M U X pull-high latch Data latch Control latch Data Bus Q1 Analog Module padier.x or pbdier.x Wakeup module Interrupt module (PA0,PB5,PB0,PA4) D - - - D Q D Q - Q1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |