Electronic Components Datasheet Search
  English  ▼

X  

TLC555CPWR Datasheet(PDF) 15 Page - Texas Instruments

Click here to check the latest version.
Part # TLC555CPWR
Description  TLC555 LinCMOS??Timer
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TLC555CPWR Datasheet(HTML) 15 Page - Texas Instruments

Back Button TLC555CPWR Datasheet HTML 11Page - Texas Instruments TLC555CPWR Datasheet HTML 12Page - Texas Instruments TLC555CPWR Datasheet HTML 13Page - Texas Instruments TLC555CPWR Datasheet HTML 14Page - Texas Instruments TLC555CPWR Datasheet HTML 15Page - Texas Instruments TLC555CPWR Datasheet HTML 16Page - Texas Instruments TLC555CPWR Datasheet HTML 17Page - Texas Instruments TLC555CPWR Datasheet HTML 18Page - Texas Instruments TLC555CPWR Datasheet HTML 19Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 42 page
background image
Time − 0.1 ms/div
Capacitor Voltage
Output Voltage
Input Voltage
Capacitance (nF)
0.01
0.1 0.2 0.5 1
2 3 5 710 20
50 100
1000
0.001
0.002
0.005
0.01
0.02
0.05
0.1
0.2
0.5
1
2
5
10
20
50
100
200
500
1000
2000
5000
10000
D006
1k:
10k:
100k:
1M:
10M:
RA
Output
GND
OUT
CONT
RESET
DISCH
THRES
TRIG
Input
5
8
4
7
6
2
3
1
VDD
VDD
(5 V to 15 V)
C
15
TLC555
www.ti.com
SLFS043I – SEPTEMBER 1983 – REVISED JULY 2019
Product Folder Links: TLC555
Submit Documentation Feedback
Copyright © 1983–2019, Texas Instruments Incorporated
Feature Description (continued)
Figure 9. Circuit for Monostable Operation
Monostable operation is initiated when TRIG voltage falls below the trigger threshold. Once initiated, the
sequence ends only if TRIG is high for at least 1 µs before the end of the timing interval. When the trigger is
grounded, the comparator storage time can be as long as 1 µs, which limits the minimum monostable pulse width
to 1 µs. The output pulse duration is approximately tw = 1.1 × RAC. Figure 11 is a plot of the time constant for
various values of RA and C. The threshold levels and charge rates both are directly proportional to the supply
voltage, VDD. The timing interval is, therefore, independent of the supply voltage, so long as the supply voltage is
constant during the time interval.
Applying a negative-going trigger pulse simultaneously to RESET and TRIG during the timing interval discharges
capacitor C and reinitiates the cycle, commencing on the positive edge of the reset pulse. The output is held low
as long as the reset pulse is low. To prevent false triggering, when RESET is not used it must be connected to
VDD.
RA = 9.1 kΩ
CL = 0.01 µF
See Figure 9
Figure 10. Typical Monostable Waveforms
Figure 11. Output Pulse Duration vs Capacitance



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com