TPS65921 datasheet(32/66 Pages) TI

32 / 66 page

TPS65921

SWCS048G – MARCH 2010 – REVISED SEPTEMBER 2014

www.ti.com

Table 4-8. Sequence Conversion Timing Characteristics

PARAMETER

COMMENTS

MIN

TYP

MAX

UNIT

Running frequency

MHz

T = 1/F

Clock period

μs

Number of analog inputs to convert in a

single sequence

Tstart

SW1, SW2, or USB asynchronous request

μs

or real-time STARTADC request

Tsettling time

Settling time to wait before sampling a

stable analog input (capacitor bank charge

time)

Tsettling is calculated from the max((Rs +

260

μs

Ron)*Cbank) of all possible input sources

(internal or external). Ron is the resistance

of the selection analog input switches (5

Ω). This time is software programmable by

OCP register; default value is 12 µs.

Tstartsar

The successive approximation registers

μs

ADC start time

Tadc time

The successive approximation registers

μs

ADC conversion time

Tcapture time

Tcapture time is the conversion result

μs

capture time.

Tstop

μs

Full Conversion

Only one channel (N = 1) (1)

μs

Sequence Time

All channels(2)

352

624

Conversion

Without Tstart and Tstop: Only one channel

Sequence Time

(N = 1) (1)

μs

Without Tstart and Tstop: All channels(1)

288

528

STARTADC pulse

STARTADC period is T

0.33

μs

duration

(1)

General-purpose input ADCIN0 must be tied to ground when TPS65921 internal power supplies (VINTANA1) is off.

(2)

Total Sequence Conversion Time General Formula: Tstart + N × (1 + Tsettling + Tadc + Tcapture) + Tstop.

Specifications

Submit Documentation Feedback

Product Folder Links: TPS65921

TPS65921 Datasheet(PDF) 32 Page - Texas Instruments

TPS65921 Datasheet(HTML) 32 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

Datasheet Download

Link URL