Electronic Components Datasheet Search
  English  ▼

X  

TPS65921 Datasheet(PDF) 52 Page - Texas Instruments

Click here to check the latest version.
Part # TPS65921
Description  TPS65921 Power Management and USB Single Chip
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TPS65921 Datasheet(HTML) 52 Page - Texas Instruments

Back Button TPS65921 Datasheet HTML 48Page - Texas Instruments TPS65921 Datasheet HTML 49Page - Texas Instruments TPS65921 Datasheet HTML 50Page - Texas Instruments TPS65921 Datasheet HTML 51Page - Texas Instruments TPS65921 Datasheet HTML 52Page - Texas Instruments TPS65921 Datasheet HTML 53Page - Texas Instruments TPS65921 Datasheet HTML 54Page - Texas Instruments TPS65921 Datasheet HTML 55Page - Texas Instruments TPS65921 Datasheet HTML 56Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 66 page
background image
SWCS048-025
OMAP
host
processor
(LINK)
ULPI_CLK
ULPI_STP
ULPI_DIR
ULPI_NXT
ULPI_DATA0
ULPI_DATA1
ULPI_DATA2
ULPI_DATA3
ULPI_DATA4
ULPI_DATA5
ULPI_DATA6
ULPI_DATA7
TXEN
DAT
SE0
TPS65921
USB
PLL
USB
PWR
USB
CP
ULPI
USB 2.0 HS-OTG
transceiver (PHY)
Registers
OTG
VBUS
D+ / RXD
D– / TXD
ID
GND
USB OTG
connector
VBAT
VBAT.USB
CVBAT.USB
CVBUS
CUSB3P1
CUSB.1P5
VBAT
CUSB.1P3
CVBUS.PC
CVBUS.IN
TPS65921
SWCS048G – MARCH 2010 – REVISED SEPTEMBER 2014
www.ti.com
Figure 5-14 shows the USB system application schematic.
Figure 5-14. USB System Application Schematic
5.5.7
PHY
The PHY is the physical signaling layer of the USB 2.0. It contains all the drivers and receivers required
for physical data and protocol signaling on the DP and DM lines.
The PHY interfaces to the USB controller through a standard digital interface called the universal
transceiver macro cell interface (UTMI).
The transmitters and receivers inside the PHY are classified into two main classes:
•
The FS and LS transceivers. These are the legacy USB1.x transceivers.
•
The HS transceivers
To bias the transistors and run the logic, the PHY also contains reference generation circuitry consisting
of:
•
A DPLL, which does a frequency multiplication to achieve the 480-MHz low-jitter lock necessary for
USB, and also the clock required for the switched capacitor resistance block.
•
A switched capacitor resistance block used to replicate an external resistor on chip.
Built-in pullup and pulldown resistors are used as part of the protocol signaling.
Apart from this, the PHY also contains circuitry that protects it from an accidental 5 V short on the DP and
DM lines.
52
Detailed Description
Copyright © 2010–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS65921



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com