DRV8955PRGER datasheet(13/45 Pages) TI

13 / 45 page

7.3 Feature Description

The following table shows the recommended values of the external components for the driver.

Figure 7-2. Resistor divider connected to the VREF pins

Table 7-1. External Components

COMPONENT

PIN 1

PIN 2

RECOMMENDED

CVM1

PGND

Two X7R, 0.01-µF, VM-rated ceramic capacitors

CVM2

PGND

Bulk, VM-rated capacitor

CVCP

VCP

X7R, 0.22-µF, 16-V ceramic capacitor

CSW

CPH

CPL

X7R, 0.022-µF, VM-rated ceramic capacitor

CDVDD

DVDD

GND

X7R, 0.47-µF to 1-µF, 6.3-V or 10-V rated ceramic capacitor

RnFAULT

VCC

nFAULT

>4.7-kΩ resistor

RREF1

VREF12

VCC

Resistor to limit chopping current. It is recommended that the value of parallel

combination of RREF1 and RREF2 should be less than 50-kΩ.

RREF2 (Optional)

VREF12

GND

RREF3

VREF34

VCC

Resistor to limit chopping current. It is recommended that the value of parallel

combination of RREF3 and RREF4 should be less than 50-kΩ.

RREF4 (Optional)

VREF34

GND

VCC is not a pin on the device, but a VCC supply voltage pullup is required for open-drain output nFAULT;

nFAULT may be pulled up to DVDD.

7.3.1 Configuration Options and Bridge Control

The MODE pin configures the half-bridges such that one, two or four solenoid loads can be driven by the device.

Higher load currents can be supported by paralleling half-bridges. Table 7-2 shows the four possible settings -

Table 7-2. DRV8955 Configuration Options

MODE

Number of

Half-bridges

Indepe

ndent

High-z

Control

RdsON (HS +

LS)

Maximum ITRIP

Input Control

Pins

Current Control

Four

330 mΩ

2.5 A

IN1, IN2, IN3,

IN4

VREF12 controls the ITRIP for OUT1 and

OUT2, VREF34 controls the ITRIP for OUT3

and OUT4.

Two (Connect

OUT1 and

OUT2 together,

and OUT3 and

OUT4 together)

160 mΩ

5 A

IN2 controls

OUT1 and OUT2,

IN4 controls

OUT3 and OUT4

VREF12 controls the ITRIP for OUT1 and

OUT2, VREF34 controls the ITRIP for OUT3

and OUT4.

Hi-z

One (connect all

four OUT pins

together)

80 mΩ

10 A

IN4 controls the

combined output

VREF12 must be shorted to VREF34 to

control the ITRIP for output load.

330kΩ

to GND

Four

(independent

High-z)

Yes

330 mΩ

No ITRIP control

available.

IN1, IN2, IN3,

IN4, EN1, EN2,

EN3, EN4

The current for each output has to be

controlled by the input PWM pulse width. The

VREF and TOFF pins are reassigned as

enable (ENx) pins in this mode.

www.ti.com

DRV8955

SLOSE71 – APRIL 2020 – REVISED DECEMBER 2020

Submit Document Feedback

Product Folder Links: DRV8955

DRV8955PRGER Datasheet(PDF) 13 Page - Texas Instruments

DRV8955PRGER Datasheet(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

Datasheet Download

Link URL