Electronic Components Datasheet Search
  English  ▼

X  

RA6M3 Datasheet(PDF) 60 Page - Renesas Technology Corp

Part # RA6M3
Description  Leading performance 120-MHz Arm Cortex-M4 core, up to 2-MB code flash memory
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RA6M3 Datasheet(HTML) 60 Page - Renesas Technology Corp

Back Button RA6M3 Datasheet HTML 56Page - Renesas Technology Corp RA6M3 Datasheet HTML 57Page - Renesas Technology Corp RA6M3 Datasheet HTML 58Page - Renesas Technology Corp RA6M3 Datasheet HTML 59Page - Renesas Technology Corp RA6M3 Datasheet HTML 60Page - Renesas Technology Corp RA6M3 Datasheet HTML 61Page - Renesas Technology Corp RA6M3 Datasheet HTML 62Page - Renesas Technology Corp RA6M3 Datasheet HTML 63Page - Renesas Technology Corp RA6M3 Datasheet HTML 64Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 116 page
background image
R01DS0358EJ0110 Rev.1.10
Page 60 of 116
Dec 25, 2020
RA6M3 Group
2. Electrical Characteristics
Note:
tPcyc: PCLKB cycle, tPDcyc: PCLKD cycle.
Note 1.
This skew applies when the same driver I/O is used. If the I/O of the middle and high drivers is mixed, operation is not
guaranteed.
Note 2.
The load is 30 pF.
Note 3.
Constraints on input cycle:
When not switching the source clock: tPcyc × 2 < tACYC should be satisfied.
When switching the source clock: tPcyc × 6 < tACYC should be satisfied.
Figure 2.34
I/O ports input timing
Figure 2.35
POEG input trigger timing
GPT32
Input capture pulse width
Single edge
tGTICW
1.5
-
tPDcyc
Figure 2.36
Dual edge
2.5
-
GTIOCxY output skew
(x = 0 to 7, Y= A or B)
Middle drive buffer
tGTISK*1 -4
ns
Figure 2.37
High drive buffer
-
4
GTIOCxY output skew
(x = 8 to 13, Y = A or B)
Middle drive buffer
-
4
High drive buffer
-
4
GTIOCxY output skew
(x = 0 to 13, Y = A or B)
Middle drive buffer
-
6
High drive buffer
-
6
OPS output skew
GTOUUP, GTOULO, GTOVUP,
GTOVLO, GTOWUP, GTOWLO
tGTOSK
-5
ns
Figure 2.38
GPT(PWM
Delay
Generation
Circuit)
GTIOCxY_Z output skew
(x = 0 to 3, Y = A or B, Z = A)
tHRSK*2 -2.0
ns
Figure 2.39
AGT
AGTIO, AGTEE input cycle
tACYC*3 100
-
ns
Figure 2.40
AGTIO, AGTEE input high width, low width
tACKWH,
tACKWL
40
-
ns
AGTIO, AGTO, AGTOA, AGTOB output cycle
tACYC2
62.5
-
ns
ADC12
ADC12 trigger input pulse width
tTRGW
1.5
-
tPcyc
Figure 2.41
KINT
KRn (n = 00 to 07) pulse width
tKR
250
-
ns
Figure 2.42
Table 2.19
I/O ports, POEG, GPT32, AGT, KINT, and ADC12 trigger timing (2 of 2)
GPT32 Conditions:
High drive output is selected in the port drive capability bit in the PmnPFS register.
AGT Conditions:
Middle drive output is selected in the port drive capability bit in the PmnPFS register.
Parameter
Symbol Min
Max
Unit
Test
conditions
Port
tPRW
POEG input trigger
tPOEW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com