 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
RX72M Datasheet(PDF) 85 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
RX72M Datasheet(HTML) 85 Page - Renesas Technology Corp |
|
|
85 / 158 page  R01DS0332EJ0100 Rev.1.00 Page 85 of 158 May 31, 2019 RX72M Group 2. Electrical Characteristics 2.4.4 Control Signal Timing Note 1. tPBcyc: PCLKB cycle Figure 2.16 NMI Interrupt Input Timing Figure 2.17 IRQ Interrupt Input Timing Table 2.25 Control Signal Timing Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0, VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V, PCLKB = 8 to 60 MHz, Ta = Topr Item Symbol Min.*1 Typ. Max. Unit Test Conditions*1 NMI pulse width tNMIW 200 — — ns tPBcyc × 2 ≤ 200 ns, Figure 2.16 tPBcyc × 2 — — ns tPBcyc × 2 > 200 ns, Figure 2.16 IRQ pulse width tIRQW 200 — — ns tPBcyc × 2 ≤ 200 ns, Figure 2.17 tPBcyc × 2 — — ns tPBcyc × 2 > 200 ns, Figure 2.17 NMI tNMIW tNMIW IRQn tIRQW tIRQW |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
