Electronic Components Datasheet Search
  English  ▼

X  

F0453CEVB Datasheet(PDF) 8 Page - Renesas Technology Corp

Part # F0453CEVB
Description  Dual Path RF Switch with LNA and DVGA 3300MHz to 4000MHz
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

F0453CEVB Datasheet(HTML) 8 Page - Renesas Technology Corp

Back Button F0453CEVB Datasheet HTML 4Page - Renesas Technology Corp F0453CEVB Datasheet HTML 5Page - Renesas Technology Corp F0453CEVB Datasheet HTML 6Page - Renesas Technology Corp F0453CEVB Datasheet HTML 7Page - Renesas Technology Corp F0453CEVB Datasheet HTML 8Page - Renesas Technology Corp F0453CEVB Datasheet HTML 9Page - Renesas Technology Corp F0453CEVB Datasheet HTML 10Page - Renesas Technology Corp F0453CEVB Datasheet HTML 11Page - Renesas Technology Corp F0453CEVB Datasheet HTML 12Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 30 page
background image
F0453C Datasheet
© 2020 Renesas Electronics Corporation
8
May 1, 2020
Electrical Characteristics: General
Table 4.
Electrical Characteristics: General
See the F0453C Application Circuit. Specifications apply when operated as an Rx RF amplifier with VDD = +3.3V, TEPAD = +25°C, STBY = LOW,
RX output power = -10dBm, ZS = ZL = 50Ω, and EVKit trace and connector losses are de-embedded unless otherwise noted.
Parameter
Symbol
Condition
Minimum
Typical
Maximum
Units
Logic Input High Threshold
VIH
1.17 [a]
Lower of
(VDD, 3.3)
V
Logic Input Low Threshold
VIL
-0.3
0.63
V
Logic Current
IIH, IIL
For each control pin
-10
10
µA
DC Current
IDD
2 paths in Rx Mode
130
180
mA
1 path in Rx Mode
1 path in Tx Mode
70
100
1 path in Rx Mode
1 path in Standby Mode
67
1 path in Tx Mode
1 path in Standby Mode
5
2 paths in Standby Mode
5
Gain Step
GSTEP
6
dB
Gain Step Absolute Error
GSTEP_ERR
Relative to maximum gain,
over-voltage, and temperature
±0.5
dB
Relative Phase Gain Step
GSTEP_PH
27
deg
Gain Step Settling Time [b]
GSTEP_SET
50% control logic to RF output
within ±0.1dB of final value
21
31
ns
Gain Step Phase Settling Time [b]
GSTEP_PHSET
50% control logic to RF output
within ±1 degree of final value
19
30
ns
Power ON Switching Time [b]
SWON
To Rx Mode from Tx Mode
50% control logic to RF output
settled to within ±0.1dB of final
value
1
µs
Power OFF Switching Time [b]
SWOFF
To Tx Mode from Rx Mode
50% control logic to RF input
settled within ±0.1dB of final
value
0.5
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com