Electronic Components Datasheet Search
  English  ▼

X  

LTC7151S Datasheet(PDF) 19 Page - Analog Devices

Part # LTC7151S
Description  5V, 12.5A Synchronous Step-Down Silent Switcher in 3mm x 3mm LQFN
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTC7151S Datasheet(HTML) 19 Page - Analog Devices

Back Button LTC7151S Datasheet HTML 15Page - Analog Devices LTC7151S Datasheet HTML 16Page - Analog Devices LTC7151S Datasheet HTML 17Page - Analog Devices LTC7151S Datasheet HTML 18Page - Analog Devices LTC7151S Datasheet HTML 19Page - Analog Devices LTC7151S Datasheet HTML 20Page - Analog Devices LTC7151S Datasheet HTML 21Page - Analog Devices LTC7151S Datasheet HTML 22Page - Analog Devices LTC7151S Datasheet HTML 23Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 26 page
background image
LTC3311
19
Rev. 0
For more information www.analog.com
TYPICAL APPLICATIONS
Dual Phase 5V to 3.3V, 25A, Forced Continuous Mode
LTC3311
LTC3311
3311 TA02
VOUT
3.3V
25A
PGOOD
SW
FB
RT
EN
PGOOD
SW
FB
RT
EN
MODE/SYNC
SSTI
ITH
22µF
×2
22µF
NC
22µF
x3
22µF
0.01µF
0.01µF
0.01µF
4.7pF
1µF
1µF
22µF
22µF
0.01µF
200nH
PGOOD
200nH
4.99k
1M
100k
470pF
0.1µF
PGOOD
VIN
VIN
4.5V TO 5.5V
PGND
AGND
SSTT
VIN
VIN
VIN
PGND
AGND
274k
100k
48.7k
274k
180°
L = COILCRAFT, XEL4030-201ME
MODE/SYNC
ITH
APPLICATIONS INFORMATION
Large, switched currents flow in the LTC3311 VIN, SW and
PGND pins and the input capacitors. The loops formed
by the input capacitors should be as small as possible by
placing the capacitors adjacent to the VIN and PGND pins.
Place the input capacitors, inductor and output capaci-
tors on the same layer of the circuit board. Place a local,
unbroken ground plane under the application circuit on
the layer closest to the surface layer.
The SW node should be as short as possible. Finally,
keep the FB and RT nodes small and away from the noisy
SW node.
High Temperature Considerations
For higher ambient temperatures, care should be taken
in the layout of the PCB to ensure good heat sinking of
the LTC3311. The PGND pins and the exposed pad on the
bottom of the package should be soldered to a ground
plane. This ground should be tied to large copper layers
below with many thermal vias; these layers will spread
heat dissipated by the LTC3311. Placing additional vias
can reduce thermal resistance further. The maximum load
current should be derated as the ambient temperature
approaches the maximum junction rating. Power dissi-
pation within the LTC3311 can be estimated by calculat-
ing the total power loss from an efficiency measurement
and subtracting the inductor loss. The die temperature is
monitored with the SSTT pin.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com