DRV102

16

SBVS009A

www.ti.com

FIGURE 17. Improved Switching Time When Driving Multiple Loads.

DRV102

1

34

R

PWM

150k

Ω

C

D

0.047

µF

5

+40V (max for TPIC6273)

(25% Duty Cycle)

Reduced mechanical actuation delay with high voltage pull-in followed by low duty cycle

V

S

6

Out

2

On/Off

Full power pulse width is control

4

20

+5V

10

5

6

TI TPIC6273

(Octal Power Switch)

TTL/CMOS Solenoid Selection Inputs

7

14

15

16

17

74LS05

Control

11

238912

13

18

19

• • •

• • •